Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

PY32F003F18P6TU

PUYA · Microcontrollers (MCU/MPU/SOC) · TSSOP-20

PY32F003F18P6TU from PUYA, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PA2 bidirectional GPIO PA2. Alt: USART1_TX/USART2_TX, TIM1_CH2N, MCO, SPI1_MISO, COMP2_OUT. Additional: ADC_IN2, COMP2_INM. 5V-tolerant COM port.
2 PA3 bidirectional GPIO PA3. Alt: USART1_RX/USART2_RX, TIM1_CH3, MCO, SPI1_MOSI, EVENTOUT. Additional: ADC_IN3, COMP2_INP. 5V-tolerant COM port.
3 PA4 bidirectional GPIO PA4. Alt: SPI1_NSS, USART1_CK, TIM14_CH1, USART2_CK. Additional: ADC_IN4. 5V-tolerant COM port.
4 PA5 bidirectional GPIO PA5. Alt: EVENTOUT, RTC_OUT, TIM3_CH3, USART2_TX, SPI1_SCK, LPTIM_ETR. Additional: ADC_IN5. 5V-tolerant COM port.
5 PA6 bidirectional GPIO PA6. Alt: EVENTOUT, TIM3_CH2, USART2_RX, MCO, SPI1_MISO, TIM3_CH1, TIM1_BKIN, TIM16_CH1. Additional: ADC_IN6. 5V-tolerant COM port.
6 PA7 bidirectional GPIO PA7. Alt: EVENTOUT, COMP1_OUT/COMP2_OUT, USART1_CK, RTC_OUT, SPI1_MOSI, TIM3_CH2, TIM1_CH1N, TIM14_CH1, TIM17_CH1. Additional: ADC_IN7. 5V-tolerant COM port.
7 VSS power_in Ground reference (0 V) for the digital and analog supply. Tie to system GND with a low-impedance return.
8 PA12 bidirectional GPIO PA12. Alt: EVENTOUT, USART1/USART2 flow-control, TIM1 channels, SPI1 signals, I2C_SDA. 5V-tolerant COM port.
9 VCC power_in Main supply pin, 1.7 V to 5.5 V. Decouple with 100 nF close to the pin plus one bulk cap.
10 PA13/SWDIO bidirectional SWD data (SWDIO) after reset; can be reassigned to GPIO PA13 with alternate functions (IR_OUT, USART1/2, SPI1, TIM1, COMP2_OUT).
11 PA14/SWCLK bidirectional SWD clock (SWCLK) after reset; can be reassigned to GPIO PA14 with alternate functions (USART1_TX, USART2_TX, TIM1_BKIN).
12 PB5 bidirectional GPIO PB5. Alt functions include SPI1_MOSI, USART1/USART2 signals, TIM3_CH2, TIM16/TIM17 channels. 5V-tolerant COM port.
13 PB6 bidirectional GPIO PB6. Alt functions include I2C_SCL, USART1_TX, TIM1_CH3, SPI1_MISO. 5V-tolerant COM port.
14 PB7 bidirectional GPIO PB7. Alt functions include I2C_SDA, USART1_RX, TIM17_CH1N. 5V-tolerant COM port.
15 PF4/BOOT0 bidirectional Boot mode select (BOOT0) sampled at reset; also usable as GPIO PF4. BOOT0 combined with the nBOOT1 option byte selects main flash, system memory, or SRAM boot.
16 PF0/OSC_IN bidirectional HSE crystal input (OSC_IN); also usable as GPIO PF0 with alt USART1_RX/USART2_TX, TIM14_CH1, I2C_SDA.
17 PF1/OSC_OUT bidirectional HSE crystal output (OSC_OUT); also usable as GPIO PF1 with alt USART1_TX/USART2_RX, I2C_SCL, SPI1_NSS, TIM14_CH.
18 PF2/NRST bidirectional Active-low reset input with internal weak pull-up (RST-type pad). Can be optionally reconfigured as GPIO PF2 via option bytes; alt: MCO.
19 PA0 bidirectional GPIO PA0. Alt: USART1_CTS, USART2_CTS, COMP1_OUT, TIM1_CH3, TIM1_CH1N, SPI1_MISO. Additional: ADC_IN0, COMP1_INM. 5V-tolerant COM port.
20 PA1 bidirectional GPIO PA1. Alt: USART2_TX/RX, IR_OUT, SPI1_SCK, USART1/2 RTS, EVENTOUT, TIM1_CH4, TIM1_CH2N, SPI1_MOSI. Additional: ADC_IN1, COMP1_INP. 5V-tolerant COM port.

Key specifications

Parameter Value
Manufacturer PUYA
Package TSSOP-20
Category Embedded Processors & Controllers
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • PY32F003F18P6TU
  • PY32F003F18P6TR
  • PY32F003F18P6TUF16P6TU
  • PY32F003F18P6TUF16P6TR
  • PY32F003F18P6TUF14P6TU
  • PY32F003F18P6TUF14P6TR
  • PY32F003F18P6TUF18U6
  • PY32F003F18P6TUF16U6
  • PY32F003F18P6TUF14U6
  • PY32F003F18P6TUF18S6
  • PY32F003F18P6TUF16S6
  • PY32F003F18P6TUF14S6
  • PY32F003F18P6TUF2xP
  • PY32F003F18P6TUF3xP
  • PY32F003F18P6TUF4xP
  • PY32F003F18P6TUF5xP

CAD (KiCad official)

  • Symbol: PY32F003F18P6TU
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: py32f003f18p6tu-etched.step / py32f003f18p6tu-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); py32f003f18p6tu.step / py32f003f18p6tu.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: PUYA datasheet (49 pp, sha256 97664c6f3ee3763b, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF