component
PTVSHC3D4V5B-MS
Public Made by Adomby adom
MSKSEMI ESD And Surge Protection (TVS/ESD), SOD-323. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 4h ago |
| viewers | 4h ago |
| package.json | 4h ago |
| page.json | 4h ago |
| ptvshc3d4v5b-ms-etched.glb | 4h ago |
| ptvshc3d4v5b-ms-etched.step | 4h ago |
| ptvshc3d4v5b-ms-hero.glb | 4h ago |
| ptvshc3d4v5b-ms-hero.overlay.json | 4h ago |
| ptvshc3d4v5b-ms.glb | 4h ago |
| ptvshc3d4v5b-ms.kicad_mod | 4h ago |
| ptvshc3d4v5b-ms.kicad_sym | 4h ago |
| ptvshc3d4v5b-ms.lbr | 4h ago |
| ptvshc3d4v5b-ms.step | 4h ago |
| README.md | 4h ago |
PTVSHC3D4V5B-MS
MSKSEMI · ESD And Surge Protection (TVS/ESD) · SOD-323
PTVSHC3D4V5B-MS from MSKSEMI, in a SOD-323. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Pin1 | passive | Pin1 is one terminal of the TVS line protected by the device, with reverse working voltage VRWM of 4.5 V and breakdown voltage VBR of 4.6 V min to 6.1 V max at It = 1 mA, measured Pin1 to Pin2. |
| 2 | Pin2 | passive | Pin2 is the other terminal of the protected line, forming the Pin1 to Pin2 path for the stated clamping voltages (7.5 V to 16 V across 20 A to 130 A at tP = 8/20 µs) and the 2 µA maximum reverse leakage at VRWM = 4.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | MSKSEMI |
| Package | SOD-323 |
| Category | Circuit Protection |
| Pins | 2 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Breakdown Voltage (Pin1 to Pin2) | VBR | 4.6 | 5.3 | 6.1 | V | It =1mA | 3 |
| Reverse Leakage Current (Pin1 to Pin2) | IR | 2 | μA | VRWM =4.5V | 3 | ||
| Clamping Voltage (Pin1 to Pin2) | VC | 7.5 | 8.5 | V | IPP=20A tP = 8/20μs | 3 | |
| Clamping Voltage (Pin1 to Pin2) | VC | 8.8 | 10 | V | IPP=45A tP = 8/20μs | 3 | |
| Clamping Voltage (Pin1 to Pin2) | VC | 11 | 12.5 | V | IPP=90A tP = 8/20μs | 3 | |
| Clamping Voltage (Pin1 to Pin2) | VC | 14 | 16 | V | IPP=130A tP = 8/20μs | 3 | |
| Junction Capacitance | Cj | 320 | 360 | pF | VR=0V f = 1MHz | 3 | |
| Reverse Working Voltage | VRWM | 4.5 | V | 3 | |||
| Peak Pulse Power | Ppp | 2000 | W | tP = 8/20μS | 3 | ||
| Total Device Dissipation | PD | 500 | mW | FR-5 Board | 3 | ||
| Lead Soldering Temperature | TL | 260 | ℃ | 10 sec | 3 | ||
| Operating Temperature | TJ | -55 | 150 | ℃ | 3 | ||
| Storage Temperature | TSTG | -55 | 150 | ℃ | 3 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | Lead finish:100% matte Sn(Tin) Mounting position: Any | 2 |
CAD (KiCad official)
- Symbol:
PTVSHC3D4V5B-MS - Footprint:
Diode_SMD:D_SOD-323 - 3D model: SOD-323 (KiCad packages3D, STEP)
- 3D model files:
ptvshc3d4v5b-ms-etched.step/ptvshc3d4v5b-ms-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ptvshc3d4v5b-ms.step/ptvshc3d4v5b-ms.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: MSKSEMI datasheet (6 pp, sha256
904d18a5c888e59a, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).