component

PT2301B

Public Made by Adom

by adom

PUOLOP MOSFETs, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorspt2301bfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
pt2301b / README.md
History Download
Ray Publish 0.1.0 24cc24b 16d ago

PT2301B

PUOLOP · MOSFETs · SOT-23

PT2301B from PUOLOP, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 G input Gate; gate-source voltage limit is ±8 V with threshold voltage of -0.45 V minimum at ID = -250 uA.
2 S passive Source; continuous drain current is -2.3 A and the body diode forward current is -1.6 A maximum.
3 D passive Drain; drain-source voltage is -20 V with pulsed drain current of -8 A.

Key specifications

Parameter Value
Manufacturer PUOLOP
Package SOT-23
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS -20 V 1
Gate-Source Voltage VGS -8 8 V 1
Continuous Drain Current ID -2.3 A 1
Pulsed Drain Current IDM -8 A Pulse width limited by maximum junction temperature 1
Maximum Power Dissipation PD 1.25 W TA = 25°C, surface mounted on FR4 board 1
Maximum Power Dissipation PD 0.8 W TA = 75°C 1
Operating Junction and Storage Temperature Range TJ, Tstg -55 150 °C 1
Junction-to-Ambient Thermal Resistance (PCB mounted) RthJA 166 °C/W t <= 5 sec, surface mounted on FR4 board 1
Junction-to-Ambient Thermal Resistance (PCB mounted) RthJA 100 °C/W surface mounted on FR4 board 1
Drain-Source Breakdown Voltage BVDSS -20 V VGS = 0V, ID = -250uA 2
Drain-Source On-State Resistance RDS(on) 105 130 mΩ VGS = -4.5V, ID = -2.3A 2
Drain-Source On-State Resistance RDS(on) 145 190 mΩ VGS = -2.5V, ID = -2.0A 2
Gate Threshold Voltage VGS(th) -0.45 V VDS = VGS, ID = -250uA 2
Zero Gate Voltage Drain Current IDSS -1 uA VDS = -16V, VGS = 0V 2
Zero Gate Voltage Drain Current IDSS -10 uA VDS = -16V, VGS = 0V, TJ = 55°C 2
Gate Body Leakage IGSS -100 100 nA VGS = ±8V, VDS = 0V 2
Max. Diode Forward Current IS -1.6 A 2
Diode Forward Voltage VSD -1.2 V IS = -1.0A, VGS = 0V 2
Forward Transconductance gfs 6.5 S VDS = -5V, ID = -2.3A 2
Total Gate Charge Qg 5.8 nC VDS = -6V, ID = -2.3A, VGS = -4.5V 2
Gate-Source Charge Qgs 0.85 nC VDS = -6V, ID = -2.3A, VGS = -4.5V 2
Gate-Drain Charge Qgd 1.7 nC VDS = -6V, ID = -2.3A, VGS = -4.5V 2
Turn-On Delay Time td(on) 13 ns VDD = -6V, RL=6Ω, ID -1.A, VGEN = -4.5V, RG = 6 2
Turn-Off Delay Time td(off) 42 ns VDD = -6V, RL=6Ω, ID -1.A, VGEN = -4.5V, RG = 6 2
Input Capacitance Ciss 415 pF VDS = -6V, VGS = 0V, f = 1.0 MHz 2
Output Capacitance Coss 223 pF VDS = -6V, VGS = 0V, f = 1.0 MHz 2
Reverse Transfer Capacitance Crss 87 pF VDS = -6V, VGS = 0V, f = 1.0 MHz 2

CAD (KiCad official)

  • Symbol: PT2301B
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: pt2301b-etched.step / pt2301b-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pt2301b.step / pt2301b.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: PUOLOP datasheet (4 pp, sha256 8ab529df5c05ffd0, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF