component
PMS154C-S08
Public Made by Adomby adom
PADAUK Tech Microcontrollers (MCU/MPU/SOC), SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 6d ago |
| viewers | 6d ago |
| package.json | 6d ago |
| page.json | 6d ago |
| pms154c-s08-etched.glb | 6d ago |
| pms154c-s08-etched.step | 6d ago |
| pms154c-s08-hero.glb | 6d ago |
| pms154c-s08-hero.overlay.json | 6d ago |
| pms154c-s08.glb | 6d ago |
| pms154c-s08.kicad_mod | 6d ago |
| pms154c-s08.kicad_sym | 6d ago |
| pms154c-s08.lbr | 6d ago |
| pms154c-s08.step | 6d ago |
| README.md | 6d ago |
PMS154C-S08
PADAUK Tech · Microcontrollers (MCU/MPU/SOC) · SOP-8
PMS154C-S08 from PADAUK Tech, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Positive power supply; operating range 1.8V to 5.5V, absolute maximum 5.5V. |
| 2 | PA7/X1 | bidirectional | Port A bit 7, programmable input or output with weak pull-up, or crystal oscillator X1 pin; wakeup is disabled when padier bit 7 is 0. |
| 3 | PA6/X2 | bidirectional | Port A bit 6, programmable input or output with weak pull-up, or crystal oscillator X2 pin; wakeup is disabled when padier bit 6 is 0. |
| 4 | PA5/PRST#/PG2PWM | bidirectional | External reset input, port A bit 5 as input or open-drain output only with no pull-up or pull-down resistor, or PWMG2 output. |
| 5 | PA3/TM2PWM/COM4/CIN1-/PG2PWM | bidirectional | Port A bit 3 with weak pull-up, Timer2 output, comparator negative input 1, COM4 for 1/2 VDD LCD bias, or PWMG2 output; disable digital input via padier bit 3 when used as analog input. |
| 6 | PA4/COM3/CIN+/CIN4-/PG1PWM | bidirectional | Port A bit 4 with weak pull-up, COM3 for 1/2 VDD LCD bias, comparator positive input or negative input 4, or PWMG1 output; disable digital input via padier bit 4 when used as analog input. |
| 7 | PA0/INT0/PG0PWM/CO/COM2 | bidirectional | Port A bit 0 with weak pull-up, external interrupt 0 on rising and falling edges, comparator output, PWMG0 output, or COM2 for 1/2 VDD LCD bias. |
| 8 | GND | power_in | Ground. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | PADAUK Tech |
| Package | SOP-8 |
| Category | Embedded Processors & Controllers |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VDD operating voltage | VDD | 1.8 | 5.5 | V | *受限于 LVR 设置 | 15 | |
| LVR reset tolerance | LVR% | -5 | 5 | % | 15 | ||
| System clock fSYS (CLK=IHRC/2) | fSYS | 0 | 8 | MHz | VDD≧3.5V | 15 | |
| System clock fSYS (CLK=IHRC/4) | fSYS | 0 | 4 | MHz | VDD≧2.5V | 15 | |
| System clock fSYS (CLK=IHRC/8) | fSYS | 0 | 2 | MHz | VDD≧1.8V | 15 | |
| Power-on reset voltage | VPOR | 1.9 | 2 | 2.1 | V | 15 | |
| Power-down mode current (stopsys) | IPD | 0.5 | uA | stopsys command; fSYS=0Hz, VDD=3.3V | 15 | ||
| Power-saving mode current (stopexe, IHRC off) | IPS | 5 | uA | stopexe command, IHRC off; VDD=3.3V | 15 | ||
| Input low voltage | VIL | 0 | 0.3 | ×VDD | 15 | ||
| Input high voltage | VIH | 0.7 | ×VDD | 15 | |||
| IO sink current normal (PA0,PA3,PA4,PB2,PB5,PB6) | IOL | 10 | mA | VDD=3.3V, VOL=0.33V | 15 | ||
| IO sink current normal (PA6,PA7,PB0,PB1,PB3,PB4,PB7) | IOL | 6 | mA | VDD=3.3V, VOL=0.33V | 15 | ||
| IO sink current normal (PA5) | IOL | 5 | mA | VDD=3.3V, VOL=0.33V | 15 | ||
| IO sink current low (PA5) | IOL | 5 | mA | low mode; VDD=3.3V, VOL=0.33V | 15 | ||
| IO sink current low (other IO) | IOL | 2 | mA | low mode; VDD=3.3V, VOL=0.33V | 15 | ||
| IO source current normal | IOH | -5 | mA | VDD=3.3V, VOH=2.97V | 15 | ||
| IO source current low | IOH | -1.6 | mA | low mode | 15 | ||
| Input voltage | VIN | -0.3 | V | 15 | |||
| Pin injection current | IINJ(PIN) | 1 | mA | VDD+0.3 ≧ VIN ≧ -0.3 | 15 | ||
| IHRC output frequency (calibrated) | fIHRC | 15.84 | 16 | 16.16 | MHz | VDD=5V, Ta=25°C | 15 |
| IHRC output frequency (calibrated) | fIHRC | 15.2 | 16.8 | MHz | VDD=2.0V~5.5V, -20°C<Ta<70°C | 15 | |
| IHRC output frequency (calibrated) | fIHRC | 13.6 | 18.4 | MHz | VDD=1.8V~5.5V, -20°C<Ta<70°C | 15 | |
| Interrupt pulse width | tINT | 30 | ns | VDD=3.3V | 15 | ||
| Data memory retention voltage | VDR | 1.5 | V | 掉电模式下 | 16 | ||
| Reset pulse width (external) | tRST | 120 | us | @VDD=5V | 15 | ||
| Comparator offset voltage | CPos | -20 | 10 | 20 | mV | 16 | |
| Comparator common-mode input voltage | CPcm | 0 | V | 16 | |||
| Comparator response time | CPspt | 100 | 500 | ns | rising and falling edge the same | 16 | |
| Comparator mode change settling time | CPmc | 2.5 | 7.5 | us | 16 | ||
| Absolute maximum supply voltage | 1.8 | 5.5 | V | Max must not exceed 5.5V | 16 | ||
| Absolute maximum input voltage | -0.3 | V | upper limit VDD+0.3V | 16 | |||
| Absolute maximum operating temperature | -20 | 70 | °C | 16 | |||
| Absolute maximum storage temperature | -50 | 125 | °C | 16 | |||
| Absolute maximum node (junction) temperature | 150 | °C | 16 | ||||
| Operating current (fSYS=IHRC/16 = 1MIPS) | IOP | 0.3 | mA | fSYS=IHRC/16=1MIPS@3V | 15 | ||
| Operating current (fSYS=ILRC) | IOP | 12 | uA | fSYS=ILRC=70KHz@3V | 15 | ||
| Operating current (fSYS=EOSC 32KHz, reserved) | IOP | 10 | uA | fSYS=EOSC=32KHz@3V(保留) | 15 | ||
| Pull-up resistor | RPH | 200 | KΩ | VDD=3.3V | 15 | ||
| Comparator supply current | CPcs | 20 | uA | VDD=3.3V | 16 | ||
| Watchdog timeout (misc[1:0]=00, default) | tWDT | 8192 | TILRC | misc[1:0]=00 (默认) | 16 | ||
| Watchdog timeout (misc[1:0]=01) | tWDT | 16384 | TILRC | misc[1:0]=01 | 16 | ||
| Watchdog timeout (misc[1:0]=10) | tWDT | 65536 | TILRC | misc[1:0]=10 | 16 | ||
| Watchdog timeout (misc[1:0]=11) | tWDT | 262144 | TILRC | misc[1:0]=11 | 16 | ||
| System power-on boot time (normal) | tSBP | 47 | ms | @VDD=5V | 16 | ||
| System power-on boot time (fast boot) | tSBP | 780 | us | 16 | |||
| Fast wake-up time | tWUP | 45 | TILRC | misc.5=1 or fast boot; TIHRC is IHRC clock period | 16 | ||
| Normal wake-up time | tWUP | 3000 | TILRC | misc.5=0 or normal boot; TIHRC is IHRC clock period | 16 |
CAD (KiCad official)
- Symbol:
PMS154C-S08 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
pms154c-s08-etched.step/pms154c-s08-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pms154c-s08.step/pms154c-s08.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: PADAUK Tech datasheet (81 pp, sha256
4c53ac8157f9d3cb, retrieved 2026-10-20, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).