component
PL82051
Public Made by Adomby adom
POWLICON DC-DC Converters, ESOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198
{
"slug": "pl82051",
"version": "0.1.0",
"type": "component",
"description": "POWLICON DC-DC Converters, ESOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power supply chip",
"pl82051",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"pl82051.kicad_sym",
"pl82051.kicad_mod",
"pl82051.glb",
"pl82051.step",
"pl82051.lbr",
"docs/hero.png",
"docs/pl82051-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"pl82051-hero.glb",
"pl82051-hero.overlay.json",
"pl82051-etched.glb"
],
"component": {
"mpn": "PL82051",
"manufacturer": "POWLICON",
"package": "ESOP-8",
"pin_count": 9,
"category": "Power Supply Chip",
"subcategory": "DC-DC Converters",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590340216067022848",
"parts": {
"symbol": "pl82051.kicad_sym",
"footprint": "pl82051.kicad_mod",
"model_3d": "pl82051-hero.glb",
"model_3d_plain": "pl82051-etched.glb",
"model_3d_step": "pl82051-etched.step",
"model_3d_step_plain": "pl82051.step",
"lbr": "pl82051.lbr"
},
"distributor_links": {
"lcsc": "C5150985"
},
"distributor_check": {
"checked_at": "2026-10-17T18:06:44Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "quota"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "BST",
"type": "passive",
"description": "Bootstrap pin; connect a 0.1 µF or greater ceramic capacitor between BST and SW to power the high-side gate driver, with BST to SW absolute maximum of -0.3 to 6.5 V."
},
{
"number": "2",
"name": "VIN",
"type": "power_in",
"description": "Power input supplying the IC, to be supplied from 4.6 V to 33 V and bypassed to GND with a large capacitor plus at least 0.1 µF ceramic placed close to VIN and GND (VIN to GND absolute maximum -0.3 to +40 V)."
},
{
"number": "3",
"name": "EN",
"type": "input",
"description": "Enable input that turns the regulator on when driven high and off when driven low, pulled up to VIN internally, with an internal threshold of 1.2 V and recommended voltage range 0 to 5 V."
},
{
"number": "4",
"name": "NC",
"type": "unconnected",
"description": "No connect."
},
{
"number": "5",
"name": "FB",
"type": "input",
"description": "Output voltage feedback input referenced to a 0.8 V typical internal reference (0.788 V to 0.812 V), with recommended voltage range 0 to 5 V."
},
{
"number": "6",
"name": "CS",
"type": "input",
"description": "Current loop pin where a resistor sets the average load current limit (Iout = 45 mV/R, typical R 10 mΩ) and line drop compensation, with recommended voltage range 0 to 5 V."
},
{
"number": "7",
"name": "GND",
"type": "power_in",
"description": "Ground pin for the device."
},
{
"number": "8",
"name": "SW",
"type": "output",
"description": "Power switching pin connected to the inductor switching node, with SW to GND absolute maximum of -0.3 to +40 V and recommended range 0 to 33 V."
},
{
"number": "9",
"name": "GND",
"type": "power_in",
"description": "Ground, listed by the datasheet as the second GND pin together with pin 7; the layout section refers to the GND pin and PAD, so this is likely the exposed thermal pad."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The pin table lists GND as '7,9', but an ESOP-8 has pins 1 to 8 plus an exposed pad. Pin 9 is most l; Pin 1 to 8 numbering and names come from a garbled pin table on page 2 (text is run together). Verif; Page 2 header reads 'PL82052' while the document is PL82051. This appears to be a typo in the datash"
],
"pages_sent": 13,
"cost_usd": 0.0508,
"at": "2026-10-17T18:04:41"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590340216067022848",
"pages": 13,
"sha256": "c3b397f2f9a98a98",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 9,
"described": 9,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "pl82051.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.9,
4.9,
1.65
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "f1718a42c5ea007e8e2dd672ac39a1bb358ee4849bd53c42e21ce83e0e5df7a9",
"checked": "2026-10-17",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "pl82051-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.9,
4.9,
1.65
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "66a52f2265b842111f733e28f68bff0d206628b7d1c69fd0b5367f55096b0dec",
"checked": "2026-10-17",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}