Loads on click. Unloads only if this page sits in the background.
Contents

README

markdown

PJ9193M12SE

PJSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

PJ9193M12SE from PJSEMI, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Power input voltage. Operating range 2V to 6.5V (absolute max 7V). Decouple with a 1µF ceramic capacitor to GND placed as close as possible to the pin.
2 GND power_in Device ground. Return path for both input and output capacitors; route with wide, short copper trace back to this pin for best transient performance.
3 EN input Chip enable, active high, CMOS logic level (VIL ≤ 0.4V shutdown, VIH ≥ 1.2V enabled at VIN = 3-5.5V). High impedance input (IEN ≈ 1µA typ.); must not be left floating. Tie to VIN to keep the regulator always on.
4 NC unconnected No internal connection. Leave floating or tie to GND for board layout convenience.
5 VOUT power_out Regulated output voltage (1.2V nominal for the M12 variant), ±2% accuracy at IOUT = 40mA. Delivers up to 300mA (current-limit typ. 450mA). Requires ≥1µF ceramic output capacitor (X5R/X7R) placed close to the pin for stability.

Key specifications

Parameter Value
Manufacturer PJSEMI
Package SOT-23-5
Category PMIC
Pins 5

Ordering variants

  • PJ9193M12SE
  • PJ9193M12SESA
  • PJ9193M12SESC
  • PJ9193M12SESQ

CAD (KiCad official)

  • Symbol: PJ9193M12SE
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: pj9193m12se-etched.step / pj9193m12se-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pj9193m12se.step / pj9193m12se.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: PJSEMI datasheet (None pp, sha256 9a82ee51ef372c12, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF