component

PJ78L15SQ

Public Made by Adom

by adom

PJSEMI Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-89-3. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmicpj78l15sq
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

PJ78L15SQ

PJSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89-3

PJ78L15SQ from PJSEMI, in a SOT-89-3. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 Vo power_out Regulated output voltage pin. Provides a fixed 15V (typ) output, up to 100 mA. Requires a 0.1 µF output capacitor (C2) to GND for stability.
2 GND power_in Common ground reference for input and output. In the SOT-89 package this pin is also the large tab providing the primary thermal path.
3 Vi power_in Unregulated input voltage pin, up to 35V absolute max. Requires at least VO + dropout (~1.7V) to regulate. A 0.33 µF input capacitor (C1) to GND is recommended for stability.

Key specifications

Parameter Value
Manufacturer PJSEMI
Package SOT-89-3
Category PMIC
Pins 3

Ordering variants

Same part, different packaging or reel option.

  • PJ78L15SQ

CAD (KiCad official)

  • Symbol: PJ78L15SQ
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89-3 (KiCad packages3D, STEP)
  • 3D model files: pj78l15sq-etched.step / pj78l15sq-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pj78l15sq.step / pj78l15sq.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
pj78l15sq.step 57 KB You want the bare part, or you mark your own boards.
pj78l15sq-etched.step 1.4 MB You want the part with PJ78L15SQ already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 358 faces against 42 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: PJSEMI datasheet (4 pp, sha256 798fc61f336b63dc, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF