component

PJ78L05SQ-N

Public Made by Adom

by adom

PJSEMI Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-89-3. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentpmicpj78l05sq-n
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs pj78l05sq-n: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
viewers pj78l05sq-n: viewers · Ray 27d ago
package.json Publish 0.1.0 · Ray 27d ago
page.json Brief states the pinout check that actually ran (was an unconditional "Datasheet-verified pinout") · Ray 11d ago
pj78l05sq-n-etched.fit.json pj78l05sq-n: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
pj78l05sq-n-etched.glb pj78l05sq-n: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
pj78l05sq-n-etched.step pj78l05sq-n: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 2d ago
pj78l05sq-n.glb Publish 0.1.0 · Ray 27d ago
pj78l05sq-n.kicad_mod Publish 0.1.0 · Ray 27d ago
pj78l05sq-n.kicad_sym Publish 0.1.0 · Ray 27d ago
pj78l05sq-n.lbr Publish 0.1.0 · Ray 27d ago
pj78l05sq-n.step Publish 0.1.0 · Ray 27d ago
README.md pj78l05sq-n: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 14d ago

PJ78L05SQ-N

PJSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89-3

PJ78L05SQ-N from PJSEMI, in a SOT-89-3. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated 5V output. Typical VO = 5.0 V (4.75 V to 5.25 V over IO = 1 mA to 100 mA). Requires a 0.1 µF output decoupling capacitor to ground for stability.
2 GND power_in Ground / common return for the regulator. On SOT-89 this pin is also the large center tab used as the thermal/heat-sinking pad.
3 IN power_in Unregulated input voltage, up to 35 V absolute maximum. Requires a 0.33 µF input capacitor to ground close to the pin as recommended by the application circuit.

Key specifications

Parameter Value
Manufacturer PJSEMI
Package SOT-89-3
Category PMIC
Pins 3

Ordering variants

Same part, different packaging or reel option.

  • PJ78L05SQ-N

CAD (KiCad official)

  • Symbol: PJ78L05SQ-N
  • Footprint: Package_TO_SOT_SMD:SOT-89-3
  • 3D model: SOT-89-3 (KiCad packages3D, STEP)
  • 3D model files: pj78l05sq-n-etched.step / pj78l05sq-n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pj78l05sq-n.step / pj78l05sq-n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: PJSEMI datasheet (3 pp, sha256 e0da4f4bfedb7582, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF