main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers pic32mx350f256l-i: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
pic32mx350f256l-i-etched.glb Publish 0.1.0 · Ray 1d ago
pic32mx350f256l-i-etched.step pic32mx350f256l-i: factory component page (tier=lcsc) · Ray 1d ago
pic32mx350f256l-i-hero.glb pic32mx350f256l-i: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
pic32mx350f256l-i-hero.overlay.json Publish 0.1.0 · Ray 1d ago
pic32mx350f256l-i.glb Publish 0.1.0 · Ray 1d ago
pic32mx350f256l-i.kicad_mod Publish 0.1.0 · Ray 1d ago
pic32mx350f256l-i.kicad_sym Publish 0.1.0 · Ray 1d ago
pic32mx350f256l-i.lbr Publish 0.1.0 · Ray 1d ago
pic32mx350f256l-i.step Publish 0.1.0 · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago

PIC32MX350F256L-I

Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · TQFP-100(12x12)

PIC32MX350F256L-I from Microchip Tech, in a TQFP-100(12x12). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RG15 bidirectional PORTG digital I/O pin with Schmitt Trigger input and change notification.
2 VDD power_in Positive supply for peripheral logic and I/O pins; operating range 2.3V to 3.6V.
3 AN22/RPE5/PMD5/RE5 bidirectional Analog input AN22, remappable pin RPE5, PMP data bit 5 or PORTE I/O RE5.
4 AN23/PMD6/RE6 bidirectional Analog input AN23, PMP data bit 6 or PORTE I/O RE6.
5 AN27/PMD7/RE7 bidirectional Analog input AN27, PMP data bit 7 or PORTE I/O RE7.
6 RPC1/RC1 bidirectional Remappable peripheral pin RPC1 or PORTC I/O RC1.
7 RPC2/RC2 bidirectional Remappable peripheral pin RPC2 or PORTC I/O RC2.
8 RPC3/RC3 bidirectional Remappable peripheral pin RPC3 or PORTC I/O RC3.
9 RPC4/CTED7/RC4 bidirectional Remappable pin RPC4, CTMU external edge input 7 or PORTC I/O RC4.
10 AN16/C1IND/RPG6/SCK2/PMA5/RG6 bidirectional Analog input AN16, Comparator 1 input D, remappable RPG6, SPI2 clock SCK2, PMP address bit 5 or PORTG I/O RG6 (8x drive pin).
11 AN17/C1INC/RPG7/PMA4/RG7 bidirectional Analog input AN17, Comparator 1 input C, remappable RPG7, PMP address bit 4 or PORTG I/O RG7.
12 AN18/C2IND/RPG8/PMA3/RG8 bidirectional Analog input AN18, Comparator 2 input D, remappable RPG8, PMP address bit 3 or PORTG I/O RG8.
13 MCLR input Master Clear active-low Reset input, also used for device programming and debugging.
14 AN19/C2INC/RPG9/PMA2/RG9 bidirectional Analog input AN19, Comparator 2 input C, remappable RPG9, PMP address bit 2 or PORTG I/O RG9.
15 VSS power_in Ground reference for logic and I/O pins.
16 VDD power_in Positive supply for peripheral logic and I/O pins; operating range 2.3V to 3.6V.
17 TMS/CTED1/RA0 bidirectional JTAG Test Mode Select input, CTMU external edge input 1 or PORTA I/O RA0.
18 RPE8/RE8 bidirectional Remappable peripheral pin RPE8 or PORTE I/O RE8.
19 RPE9/RE9 bidirectional Remappable peripheral pin RPE9 or PORTE I/O RE9.
20 AN5/C1INA/RPB5/RB5 bidirectional Analog input AN5, Comparator 1 input A, remappable RPB5 or PORTB I/O RB5.
21 AN4/C1INB/RB4 bidirectional Analog input AN4, Comparator 1 input B or PORTB I/O RB4.
22 PGED3/AN3/C2INA/RPB3/RB3 bidirectional Programming/debugging data I/O channel 3, analog input AN3, Comparator 2 input A, remappable RPB3 or PORTB I/O RB3.
23 PGEC3/AN2/C2INB/RPB2/CTED13/RB2 bidirectional Programming/debugging clock input channel 3, analog input AN2, Comparator 2 input B, remappable RPB2, CTMU edge input 13 or PORTB I/O RB2.
24 PGEC1/AN1/RPB1/CTED12/RB1 bidirectional Programming/debugging clock input channel 1, analog input AN1, remappable RPB1, CTMU edge input 12 or PORTB I/O RB1.
25 PGED1/AN0/RPB0/RB0 bidirectional Programming/debugging data I/O channel 1, analog input AN0, remappable RPB0 or PORTB I/O RB0.
26 PGEC2/AN6/RPB6/RB6 bidirectional Programming/debugging clock input channel 2, analog input AN6, remappable RPB6 or PORTB I/O RB6.
27 PGED2/AN7/RPB7/CTED3/RB7 bidirectional Programming/debugging data I/O channel 2, analog input AN7, remappable RPB7, CTMU edge input 3 or PORTB I/O RB7.
28 VREF-/CVREF-/PMA7/RA9 power_in Analog voltage reference (low) input VREF-, comparator reference low CVREF-, PMP address bit 7 or PORTA I/O RA9.
29 VREF+/CVREF+/PMA6/RA10 power_in Analog voltage reference (high) input VREF+, comparator reference high CVREF+, PMP address bit 6 or PORTA I/O RA10.
30 AVDD power_in Positive supply for analog modules; must be connected at all times.
31 AVSS power_in Ground reference for analog modules.
32 AN8/RPB8/CTED10/RB8 bidirectional Analog input AN8, remappable RPB8, CTMU edge input 10 or PORTB I/O RB8.
33 AN9/RPB9/CTED4/RB9 bidirectional Analog input AN9, remappable RPB9, CTMU edge input 4 or PORTB I/O RB9.
34 CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10 bidirectional Comparator voltage reference output, analog input AN10, remappable RPB10, CTMU edge input 11, PMP address bit 13 or PORTB I/O RB10.
35 AN11/PMA12/RB11 bidirectional Analog input AN11, PMP address bit 12 or PORTB I/O RB11.
36 VSS power_in Ground reference for logic and I/O pins.
37 VDD power_in Positive supply for peripheral logic and I/O pins; operating range 2.3V to 3.6V.
38 TCK/CTED2/RA1 bidirectional JTAG Test Clock input, CTMU external edge input 2 or PORTA I/O RA1.
39 RPF13/RF13 bidirectional Remappable peripheral pin RPF13 or PORTF I/O RF13.
40 RPF12/RF12 bidirectional Remappable peripheral pin RPF12 or PORTF I/O RF12.
41 AN12/PMA11/RB12 bidirectional Analog input AN12, PMP address bit 11 or PORTB I/O RB12.
42 AN13/PMA10/RB13 bidirectional Analog input AN13, PMP address bit 10 or PORTB I/O RB13.
43 AN14/RPB14/CTED5/PMA1/RB14 bidirectional Analog input AN14, remappable RPB14, CTMU edge input 5, PMP address bit 1 or PORTB I/O RB14.
44 AN15/RPB15/OCFB/CTED6/PMA0/RB15 bidirectional Analog input AN15, remappable RPB15, Output Compare Fault B input, CTMU edge input 6, PMP address bit 0 or PORTB I/O RB15.
45 VSS power_in Ground reference for logic and I/O pins.
46 VDD power_in Positive supply for peripheral logic and I/O pins; operating range 2.3V to 3.6V.
47 RPD14/RD14 bidirectional Remappable peripheral pin RPD14 or PORTD I/O RD14.
48 RPD15/RD15 bidirectional Remappable peripheral pin RPD15 or PORTD I/O RD15.
49 RPF4/PMA9/RF4 bidirectional Remappable pin RPF4, PMP address bit 9 or PORTF I/O RF4.
50 RPF5/PMA8/RF5 bidirectional Remappable pin RPF5, PMP address bit 8 or PORTF I/O RF5.
51 RPF3/RF3 bidirectional Remappable peripheral pin RPF3 or PORTF I/O RF3.
52 RPF2/RF2 bidirectional Remappable peripheral pin RPF2 or PORTF I/O RF2.
53 RPF8/RF8 bidirectional Remappable peripheral pin RPF8 or PORTF I/O RF8.
54 RPF7/RF7 bidirectional RPF7 is remappable for input functions only, or PORTF I/O RF7.
55 RPF6/SCK1/INT0/RF6 bidirectional RPF6 (input-function remap only), SPI1 clock SCK1, External Interrupt 0 or PORTF I/O RF6 (8x drive pin, no change notification).
56 SDA1/RG3 bidirectional I2C1 serial data SDA1 or PORTG I/O RG3.
57 SCL1/RG2 bidirectional I2C1 serial clock SCL1 or PORTG I/O RG2.
58 SCL2/RA2 bidirectional I2C2 serial clock SCL2 or PORTA I/O RA2.
59 SDA2/RA3 bidirectional I2C2 serial data SDA2 or PORTA I/O RA3.
60 TDI/CTED9/RA4 bidirectional JTAG test data input, CTMU external edge input 9 or PORTA I/O RA4.
61 TDO/RA5 bidirectional JTAG test data output or PORTA I/O RA5.
62 VDD power_in Positive supply for peripheral logic and I/O pins; operating range 2.3V to 3.6V.
63 OSC1/CLKI/RC12 bidirectional Oscillator crystal input or external clock source input CLKI, or PORTC I/O RC12.
64 OSC2/CLKO/RC15 bidirectional Oscillator crystal output, CLKO in RC and EC modes, or PORTC I/O RC15 (8x drive pin).
65 VSS power_in Ground reference for logic and I/O pins.
66 RPA14/RA14 bidirectional Remappable peripheral pin RPA14 or PORTA I/O RA14.
67 RPA15/RA15 bidirectional Remappable peripheral pin RPA15 or PORTA I/O RA15.
68 RPD8/RTCC/RD8 bidirectional Remappable pin RPD8, Real-Time Clock alarm output RTCC or PORTD I/O RD8.
69 RPD9/RD9 bidirectional Remappable peripheral pin RPD9 or PORTD I/O RD9.
70 RPD10/PMCS2/RD10 bidirectional Remappable pin RPD10, PMP chip select 2 or PORTD I/O RD10 (8x drive pin).
71 RPD11/PMCS1/RD11 bidirectional Remappable pin RPD11, PMP chip select 1 or PORTD I/O RD11.
72 RPD0/RD0 bidirectional Remappable peripheral pin RPD0 or PORTD I/O RD0.
73 SOSCI/RPC13/RC13 bidirectional 32.768 kHz secondary oscillator crystal input, remappable RPC13 or PORTC I/O RC13.
74 SOSCO/RPC14/T1CK/RC14 bidirectional 32.768 kHz secondary oscillator crystal output, remappable RPC14, Timer1 external clock input T1CK or PORTC I/O RC14.
75 VSS power_in Ground reference for logic and I/O pins.
76 AN24/RPD1/RD1 bidirectional Analog input AN24, remappable RPD1 or PORTD I/O RD1.
77 AN25/RPD2/RD2 bidirectional Analog input AN25, remappable RPD2 or PORTD I/O RD2 (8x drive pin).
78 AN26/RPD3/RD3 bidirectional Analog input AN26, remappable RPD3 or PORTD I/O RD3.
79 RPD12/PMD12/RD12 bidirectional Remappable pin RPD12, PMP data bit 12 or PORTD I/O RD12.
80 PMD13/RD13 bidirectional PMP data bit 13 or PORTD I/O RD13.
81 RPD4/PMWR/RD4 bidirectional Remappable pin RPD4, PMP write strobe or PORTD I/O RD4.
82 RPD5/PMRD/RD5 bidirectional Remappable pin RPD5, PMP read strobe or PORTD I/O RD5.
83 PMD14/RD6 bidirectional PMP data bit 14 or PORTD I/O RD6.
84 PMD15/RD7 bidirectional PMP data bit 15 or PORTD I/O RD7.
85 VCAP passive Capacitor pin for the internal voltage regulator; needs a low-ESR (3 ohm) capacitor of at least 6V rating to ground and must not be connected to VDD.
86 VDD power_in Positive supply for peripheral logic and I/O pins; operating range 2.3V to 3.6V.
87 RPF0/PMD11/RF0 bidirectional Remappable pin RPF0, PMP data bit 11 or PORTF I/O RF0.
88 RPF1/PMD10/RF1 bidirectional Remappable pin RPF1, PMP data bit 10 or PORTF I/O RF1.
89 RPG1/PMD9/RG1 bidirectional Remappable pin RPG1, PMP data bit 9 or PORTG I/O RG1.
90 RPG0/PMD8/RG0 bidirectional Remappable pin RPG0, PMP data bit 8 or PORTG I/O RG0.
91 TRCLK/RA6 bidirectional Trace clock output or PORTA I/O RA6.
92 TRD3/CTED8/RA7 bidirectional Trace data bit 3 output, CTMU external edge input 8 or PORTA I/O RA7.
93 PMD0/RE0 bidirectional PMP data bit 0 or PORTE I/O RE0.
94 PMD1/RE1 bidirectional PMP data bit 1 or PORTE I/O RE1.
95 TRD2/RG14 bidirectional Trace data bit 2 output or PORTG I/O RG14.
96 TRD1/RG12 bidirectional Trace data bit 1 output or PORTG I/O RG12.
97 TRD0/RG13 bidirectional Trace data bit 0 output or PORTG I/O RG13.
98 AN20/PMD2/RE2 bidirectional Analog input AN20, PMP data bit 2 or PORTE I/O RE2.
99 RPE3/CTPLS/PMD3/RE3 bidirectional Remappable pin RPE3, CTMU pulse output CTPLS, PMP data bit 3 or PORTE I/O RE3.
100 AN21/PMD4/RE4 bidirectional Analog input AN21, PMP data bit 4 or PORTE I/O RE4.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-100(12x12)
Category Single Chip Microcomputer/Microcontroller
Pins 100

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VDD 2.3 3.6 V 283
RAM Data Retention Voltage VDR 1.75 V Note 1: limit to which VDD can be lowered without losing RAM data 283
VDD Start Voltage to Ensure Internal Power-on Reset Signal VPOR 1.75 2.1 V 283
VDD Rise Rate to Ensure Internal Power-on Reset Signal SVDD 5e-05 0.115 V/s 283

CAD (KiCad official)

  • Symbol: PIC32MX350F256L-I
  • Footprint: Package_QFP:TQFP-100_12x12mm_P0.4mm
  • 3D model: TQFP-100(12x12) (KiCad packages3D, STEP)
  • 3D model files: pic32mx350f256l-i-etched.step / pic32mx350f256l-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic32mx350f256l-i.step / pic32mx350f256l-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (366 pp, sha256 370a810479dca15a, retrieved 2026-10-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF