Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PIC32MX330F064H-I

Microchip Tech · Microcontrollers (MCU/MPU/SOC) · TQFP-64(10x10)

PIC32MX330F064H-I from Microchip Tech, in a TQFP-64(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AN22/RPE5/PMD5/RE5 bidirectional PORTE pin RE5 is a bidirectional I/O with ST buffer that also serves as analog input AN22, remappable pin RPE5 and PMP data bit PMD5.
2 AN23/PMD6/RE6 bidirectional PORTE pin RE6 is a bidirectional I/O with ST buffer that also serves as analog input AN23 and PMP data bit PMD6.
3 AN27/PMD7/RE7 bidirectional PORTE pin RE7 is a bidirectional I/O with ST buffer that also serves as analog input AN27 and PMP data bit PMD7.
4 AN16/C1IND/RPG6/SCK2/PMA5/RG6 bidirectional PORTG pin RG6 is a bidirectional I/O with ST buffer that also serves as analog input AN16, comparator 1 input C1IND, remappable pin RPG6, SPI2 clock SCK2 and PMP address PMA5.
5 AN17/C1INC/RPG7/PMA4/RG7 bidirectional PORTG pin RG7 is a bidirectional I/O with ST buffer that also serves as analog input AN17, comparator 1 input C1INC, remappable pin RPG7 and PMP address PMA4.
6 AN18/C2IND/RPG8/PMA3/RG8 bidirectional PORTG pin RG8 is a bidirectional I/O with ST buffer that also serves as analog input AN18, comparator 2 input C2IND, remappable pin RPG8 and PMP address PMA3.
7 MCLR input Master Clear (Reset) input; pulling this active-low pin low generates a device Reset, and it is also used for programming and debugging.
8 AN19/C2INC/RPG9/PMA2/RG9 bidirectional PORTG pin RG9 is a bidirectional I/O with ST buffer that also serves as analog input AN19, comparator 2 input C2INC, remappable pin RPG9 and PMP address PMA2.
9 VSS power_in Ground reference for logic and I/O pins.
10 VDD power_in Positive supply for peripheral logic and I/O pins; the device operating condition is 2.3V to 3.6V.
11 AN5/C1INA/RPB5/RB5 bidirectional PORTB pin RB5 is a bidirectional I/O with ST buffer that also serves as analog input AN5, comparator 1 input C1INA and remappable pin RPB5.
12 AN4/C1INB/RB4 bidirectional PORTB pin RB4 is a bidirectional I/O with ST buffer that also serves as analog input AN4 and comparator 1 input C1INB.
13 PGED3/AN3/C2INA/RPB3/RB3 bidirectional PORTB pin RB3 is a bidirectional I/O with ST buffer that also serves as programming/debugging data I/O for channel 3 (PGED3), analog input AN3, comparator 2 input C2INA and remappable pin RPB3.
14 PGEC3/AN2/C2INB/RPB2/CTED13/RB2 bidirectional PORTB pin RB2 is a bidirectional I/O with ST buffer that also serves as programming/debugging clock input for channel 3 (PGEC3), analog input AN2, comparator 2 input C2INB, CTMU edge input CTED13 and remappable pin RPB2.
15 PGEC1/VREF-/CVREF-/AN1/RPB1/CTED12/RB1 bidirectional PORTB pin RB1 is a bidirectional I/O with ST buffer that also serves as programming clock input for channel 1 (PGEC1), analog voltage reference low input VREF-, comparator voltage reference low CVREF-, analog input AN1, CTMU edge input CTED12 and remappable pin RPB1.
16 PGED1/VREF+/CVREF+/AN0/RPB0/PMA6/RB0 bidirectional PORTB pin RB0 is a bidirectional I/O with ST buffer that also serves as programming/debugging data I/O for channel 1 (PGED1), analog voltage reference high input VREF+, comparator voltage reference high CVREF+, analog input AN0, remappable pin RPB0 and PMP address PMA6.
17 PGEC2/AN6/RPB6/RB6 bidirectional PORTB pin RB6 is a bidirectional I/O with ST buffer that also serves as programming clock input for channel 2 (PGEC2), analog input AN6 and remappable pin RPB6.
18 PGED2/AN7/RPB7/CTED3/RB7 bidirectional PORTB pin RB7 is a bidirectional I/O with ST buffer that also serves as programming/debugging data I/O for channel 2 (PGED2), analog input AN7, remappable pin RPB7 and CTMU edge input CTED3.
19 AVDD power_in Positive supply for analog modules; this pin must be connected at all times.
20 AVSS power_in Ground reference for analog modules.
21 AN8/RPB8/CTED10/RB8 bidirectional PORTB pin RB8 is a bidirectional I/O with ST buffer that also serves as analog input AN8, remappable pin RPB8 and CTMU edge input CTED10.
22 AN9/RPB9/CTED4/PMA7/RB9 bidirectional PORTB pin RB9 is a bidirectional I/O with ST buffer that also serves as analog input AN9, remappable pin RPB9, CTMU edge input CTED4 and PMP address PMA7.
23 TMS/CVREFOUT/AN10/RPB10/CTED11/PMA13/RB10 bidirectional PORTB pin RB10 is a bidirectional I/O with ST buffer that also serves as JTAG test mode select TMS, comparator voltage reference output CVREFOUT, analog input AN10, remappable pin RPB10, CTMU edge input CTED11 and PMP address PMA13.
24 TDO/AN11/PMA12/RB11 bidirectional PORTB pin RB11 is a bidirectional I/O with ST buffer that also serves as JTAG TDO output, analog input AN11 and PMP address PMA12.
25 VSS power_in Ground reference for logic and I/O pins.
26 VDD power_in Positive supply for peripheral logic and I/O pins; the device operating condition is 2.3V to 3.6V.
27 TCK/AN12/PMA11/RB12 bidirectional PORTB pin RB12 is a bidirectional I/O with ST buffer that also serves as JTAG test clock TCK, analog input AN12 and PMP address PMA11.
28 TDI/AN13/PMA10/RB13 bidirectional PORTB pin RB13 is a bidirectional I/O with ST buffer that also serves as JTAG pin TDI, analog input AN13 and PMP address PMA10.
29 AN14/RPB14/CTED5/PMA1/RB14 bidirectional PORTB pin RB14 is a bidirectional I/O with ST buffer that also serves as analog input AN14, remappable pin RPB14, CTMU edge input CTED5 and PMP address PMA1.
30 AN15/RPB15/OCFB/CTED6/PMA0/RB15 bidirectional PORTB pin RB15 is a bidirectional I/O with ST buffer that also serves as analog input AN15, remappable pin RPB15, Output Compare Fault B input OCFB, CTMU edge input CTED6 and PMP address PMA0.
31 RPF4/SDA2/PMA9/RF4 bidirectional PORTF pin RF4 is a bidirectional I/O with ST buffer that also serves as remappable pin RPF4, I2C2 data SDA2 and PMP address PMA9.
32 RPF5/SCL2/PMA8/RF5 bidirectional PORTF pin RF5 is a bidirectional I/O with ST buffer that also serves as remappable pin RPF5, I2C2 clock SCL2 and PMP address PMA8.
33 RPF3/RF3 bidirectional PORTF pin RF3 is a bidirectional I/O with ST buffer that also serves as remappable pin RPF3.
34 RPF2/RF2 bidirectional PORTF pin RF2 is a bidirectional I/O with ST buffer that also serves as remappable pin RPF2.
35 RPF6/SCK1/INT0/RF6 bidirectional PORTF pin RF6 is a bidirectional I/O with ST buffer that also serves as SPI1 clock SCK1 and external interrupt INT0; RPF6 is only available for output functions.
36 SDA1/RG3 bidirectional PORTG pin RG3 is a bidirectional I/O with ST buffer that also serves as I2C1 data SDA1.
37 SCL1/RG2 bidirectional PORTG pin RG2 is a bidirectional I/O with ST buffer that also serves as I2C1 clock SCL1.
38 VDD power_in Positive supply for peripheral logic and I/O pins; the device operating condition is 2.3V to 3.6V.
39 OSC1/CLKI/RC12 input Oscillator crystal input (ST buffer in RC mode, CMOS otherwise) that also functions as external clock input CLKI; the pin is also listed as PORTC pin RC12.
40 OSC2/CLKO/RC15 output Oscillator crystal output that connects to a crystal or resonator in Crystal Oscillator mode and optionally functions as CLKO in RC and EC modes; the pin is also listed as PORTC pin RC15.
41 VSS power_in Ground reference for logic and I/O pins.
42 RPD8/RTCC/RD8 bidirectional PORTD pin RD8 is a bidirectional I/O with ST buffer that also serves as remappable pin RPD8 and RTCC real-time clock alarm output.
43 RPD9/RD9 bidirectional PORTD pin RD9 is a bidirectional I/O with ST buffer that also serves as remappable pin RPD9.
44 RPD10/PMCS2/RD10 bidirectional PORTD pin RD10 is a bidirectional I/O with ST buffer that also serves as remappable pin RPD10 and PMP chip select PMCS2.
45 RPD11/PMCS1/RD11 bidirectional PORTD pin RD11 is a bidirectional I/O with ST buffer that also serves as remappable pin RPD11 and PMP chip select PMCS1.
46 RPD0/RD0 bidirectional PORTD pin RD0 is a bidirectional I/O with ST buffer that also serves as remappable pin RPD0.
47 SOSCI/RPC13/RC13 input 32.768 kHz low-power oscillator crystal input (CMOS otherwise) that also serves as remappable pin RPC13; the pin is also listed as PORTC pin RC13.
48 SOSCO/RPC14/T1CK/RC14 output 32.768 kHz low-power oscillator crystal output that also serves as remappable pin RPC14, Timer1 external clock input T1CK and PORTC pin RC14.
49 AN24/RPD1/RD1 bidirectional PORTD pin RD1 is a bidirectional I/O with ST buffer that also serves as analog input AN24 and remappable pin RPD1.
50 AN25/RPD2/RD2 bidirectional PORTD pin RD2 is a bidirectional I/O with ST buffer that also serves as analog input AN25 and remappable pin RPD2.
51 AN26/RPD3/RD3 bidirectional PORTD pin RD3 is a bidirectional I/O with ST buffer that also serves as analog input AN26 and remappable pin RPD3.
52 RPD4/PMWR/RD4 bidirectional PORTD pin RD4 is a bidirectional I/O with ST buffer that also serves as remappable pin RPD4 and PMP write strobe PMWR.
53 RPD5/PMRD/RD5 bidirectional PORTD pin RD5 is a bidirectional I/O with ST buffer that also serves as remappable pin RPD5 and PMP read strobe PMRD.
54 RD6 bidirectional PORTD pin RD6 is a bidirectional I/O with ST buffer.
55 RD7 bidirectional PORTD pin RD7 is a bidirectional I/O with ST buffer.
56 VCAP power_in Capacitor connection for the internal voltage regulator; VCAP must not be connected to VDD and requires a CEFC capacitor (at least 6V rated) to ground.
57 VDD power_in Positive supply for peripheral logic and I/O pins; the device operating condition is 2.3V to 3.6V.
58 RPF0/RF0 bidirectional PORTF pin RF0 is a bidirectional I/O with ST buffer that also serves as remappable pin RPF0.
59 RPF1/RF1 bidirectional PORTF pin RF1 is a bidirectional I/O with ST buffer that also serves as remappable pin RPF1.
60 PMD0/RE0 bidirectional PORTE pin RE0 is a bidirectional I/O with TTL/ST buffer that also serves as PMP data bit PMD0.
61 PMD1/RE1 bidirectional PORTE pin RE1 is a bidirectional I/O with TTL/ST buffer that also serves as PMP data bit PMD1.
62 AN20/PMD2/RE2 bidirectional PORTE pin RE2 is a bidirectional I/O with ST buffer that also serves as analog input AN20 and PMP data bit PMD2.
63 RPE3/CTPLS/PMD3/RE3 bidirectional PORTE pin RE3 is a bidirectional I/O with ST buffer that also serves as remappable pin RPE3, CTMU pulse output CTPLS and PMP data bit PMD3.
64 AN21/PMD4/RE4 bidirectional PORTE pin RE4 is a bidirectional I/O with ST buffer that also serves as analog input AN21 and PMP data bit PMD4.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-64(10x10)
Category Embedded Processors & Controllers
Pins 64

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Ambient temperature under bias -40 105 °C 279
Storage temperature -65 150 °C 279
Voltage on VDD with respect to VSS VDD -0.3 4 V 279
Voltage on any pin that is not 5V tolerant, with respect to VSS -0.3 V Max printed as VDD + 0.3V 279
Voltage on any 5V tolerant pin with respect to VSS when VDD ≥ 2.3V -0.3 6 V VDD ≥ 2.3V 279
Voltage on any 5V tolerant pin with respect to VSS when VDD < 2.3V -0.3 3.6 V VDD < 2.3V 279
Voltage on D+ or D- pin with respect to VUSB3V3 -0.3 V Max printed as VUSB3V3 + 0.3V 279
Voltage on VBUS with respect to VSS VBUS -0.3 5.5 V 279
Maximum current sunk by all ports 150 mA 279
Maximum current sourced by all ports 150 mA Note 2: allowable current depends on device power dissipation 279
Maximum operating frequency (Table 31-1, DC5) 100 MHz VDD 2.3-3.6V, -40°C to +85°C 280
Operating temperature, junction (industrial) TJ -40 125 °C Industrial temperature devices 280
Operating ambient temperature range (industrial) TA -40 85 °C Industrial temperature devices 280
Package thermal resistance, junction to ambient, 64-pin TQFP (10x10x1 mm) θJA 47 °C/W 280
Supply voltage VDD 2.3 3.6 V 281
RAM data retention voltage VDR 1.75 V 281
VDD start voltage to ensure internal Power-on Reset signal VPOR 1.75 2.1 V 281
VDD rise rate to ensure internal Power-on Reset signal SVDD 5e-05 0.115 V/s 281
Operating current (IDD) IDD 2.5 4 mA 4 MHz 282
Operating current (IDD) IDD 6 9 mA 10 MHz 282
Operating current (IDD) IDD 11 17 mA 20 MHz 282
Operating current (IDD) IDD 21 32 mA 40 MHz 282
Operating current (IDD) IDD 30 45 mA 60 MHz 282
Operating current (IDD) IDD 40 60 mA 80 MHz 282
Operating current (IDD) IDD 50 75 mA 100 MHz, -40°C ≤ TA ≤ +85°C 282
Idle current (IIDLE), core off, clock on IIDLE 1 2.2 mA 4 MHz 283
Idle current (IIDLE), core off, clock on IIDLE 3 5 mA 10 MHz 283
Idle current (IIDLE), core off, clock on IIDLE 5 7 mA 20 MHz 283
Idle current (IIDLE), core off, clock on IIDLE 8 13 mA 40 MHz 283
Idle current (IIDLE), core off, clock on IIDLE 11 18 mA 60 MHz 283
Idle current (IIDLE), core off, clock on IIDLE 15 24 mA 80 MHz 283
Idle current (IIDLE), core off, clock on IIDLE 19 29 mA 100 MHz, -40°C ≤ TA ≤ +85°C 283
Base power-down current (IPD), PIC32MX330 devices IPD 20 55 μA -40°C 284
Base power-down current (IPD), PIC32MX330 devices IPD 38 55 μA +25°C 284
Base power-down current (IPD), PIC32MX330 devices IPD 128 167 μA +85°C 284

CAD (KiCad official)

  • Symbol: PIC32MX330F064H-I
  • Footprint: Package_QFP:TQFP-64_10x10mm_P0.5mm
  • 3D model: TQFP-64(10x10) (KiCad packages3D, STEP)
  • 3D model files: pic32mx330f064h-i-etched.step / pic32mx330f064h-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic32mx330f064h-i.step / pic32mx330f064h-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (364 pp, sha256 28f6d07645f24784, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF