main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7h ago
viewers pic18lf14k22-i: viewers · Ray 7h ago
package.json Publish 0.1.0 · Ray 7h ago
page.json Set visibility: public · Ray 7h ago
pic18lf14k22-i-etched.glb Publish 0.1.0 · Ray 7h ago
pic18lf14k22-i-etched.step pic18lf14k22-i: factory component page (tier=mfr) · Ray 7h ago
pic18lf14k22-i-hero.glb pic18lf14k22-i: hero GLB from the etched model (keeps the MPN mark) · Ray 7h ago
pic18lf14k22-i-hero.overlay.json Publish 0.1.0 · Ray 7h ago
pic18lf14k22-i.glb Publish 0.1.0 · Ray 7h ago
pic18lf14k22-i.kicad_mod Publish 0.1.0 · Ray 7h ago
pic18lf14k22-i.kicad_sym Publish 0.1.0 · Ray 7h ago
pic18lf14k22-i.lbr Publish 0.1.0 · Ray 7h ago
pic18lf14k22-i.step Publish 0.1.0 · Ray 7h ago
README.md Publish 0.1.0 · Ray 7h ago

PIC18LF14K22-I

Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · QFN-20-EP(4x4)

PIC18LF14K22-I from Microchip Tech, in a QFN-20-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RA3/MCLR/VPP input RA3 digital Schmitt-trigger input, active-low Master Clear with internal pull-up, or high-voltage programming input (VPP).
2 RC5/CCP1/P1A bidirectional PORTC digital I/O (ST) with Capture 1 input/Compare 1 output/PWM 1 output and Enhanced CCP1 PWM output P1A.
3 RC4/C2OUT/P1B/SRNQ bidirectional PORTC digital I/O (ST) with Comparator C2 output, Enhanced CCP1 PWM output P1B and SR latch inverted output.
4 RC3/AN7/C12IN3-/P1C/PGM bidirectional PORTC digital I/O with ADC channel 7, Comparator C1/C2 inverting input 3, ECCP1 PWM output P1C and low-voltage ICSP programming enable (PGM).
5 RC6/AN8/SS bidirectional PORTC digital I/O with ADC channel 8 and SPI slave select input.
6 RC7/AN9/SDO bidirectional PORTC digital I/O with ADC channel 9 and SPI data out.
7 RB7/TX/CK bidirectional PORTB digital I/O (TTL) with EUSART asynchronous transmit and EUSART synchronous clock; programmable weak pull-up and interrupt-on-change.
8 RB6/SCK/SCL bidirectional PORTB digital I/O (TTL) with synchronous serial clock input/output for SPI (SCK) and I2C (SCL) modes.
9 RB5/AN11/RX/DT bidirectional PORTB digital I/O with ADC channel 11, EUSART asynchronous receive and EUSART synchronous data.
10 RB4/AN10/SDI/SDA bidirectional PORTB digital I/O with ADC channel 10, SPI data in and I2C data I/O.
11 RC2/AN6/C12IN2-/P1D bidirectional PORTC digital I/O with ADC channel 6, Comparator C1/C2 inverting input 2 and Enhanced CCP1 PWM output P1D.
12 RC1/AN5/C12IN1- bidirectional PORTC digital I/O with ADC channel 5 and Comparator C1/C2 inverting input 1.
13 RC0/AN4/C2IN+ bidirectional PORTC digital I/O with ADC channel 4 and Comparator C2 noninverting input.
14 RA2/AN2/C1OUT/T0CKI/INT2/SRQ bidirectional PORTA digital I/O with ADC channel 2, Comparator C1 output, Timer0 external clock input, external interrupt 2 and SR latch output.
15 RA1/AN1/C12IN0-/VREF+/INT1/PGC bidirectional PORTA digital I/O with ADC channel 1, Comparator C1/C2 inverting input 0, ADC/DAC high reference input, external interrupt 1 and ICSP programming clock.
16 RA0/AN0/CVREF/VREF-/C1IN+/INT0/PGD bidirectional PORTA digital I/O with ADC channel 0, DAC reference output, ADC/DAC low reference input, Comparator C1 noninverting input, external interrupt 0 and ICSP programming data.
17 VSS power_in Ground reference for logic and I/O pins.
18 VDD power_in Positive supply for logic and I/O pins (2.3-5.5V for PIC18F1XK22, 1.8V-3.6V for PIC18LF1XK22).
19 RA5/OSC1/CLKIN/T13CKI bidirectional PORTA digital I/O, oscillator crystal input or external clock input, and Timer1/Timer3 external clock input.
20 RA4/AN3/OSC2/CLKOUT bidirectional PORTA digital I/O with ADC channel 3, oscillator crystal output, or CLKOUT at 1/4 the OSC1 frequency in RC mode.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package QFN-20-EP(4x4)
Category Single Chip Microcomputer/Microcontroller
Pins 21

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage (PIC18LF1XK22) VDD 1.8 3.6 V FOSC ≤ 16 MHz 324
Supply Voltage (PIC18LF1XK22) VDD 2 3.6 V FOSC ≤ 20 MHz 324
Supply Voltage (PIC18LF1XK22) VDD 3 3.6 V FOSC ≤ 64 MHz, ≤ 85°C 324
RAM Data Retention Voltage VDR 1.5 V Device in Sleep mode 324
VDD Rise Rate to ensure internal Power-on Reset signal SVDD 0.05 V/ms 324
Power-on Reset Release Voltage VPOR 1.6 V 324
Power-on Reset Rearm Voltage VPORR 0.8 V 324
Voltage on VDD pin (PIC18LF1XK22) VDD -0.3 4 V with respect to VSS 319
Voltage on MCLR pin -0.3 9 V with respect to VSS 319
Ambient temperature under bias -40 125 °C 319
Storage temperature -65 150 °C 319
Maximum current on VSS pin 250 mA -40°C ≤ TA ≤ +85°C, Industrial 319
Maximum current on VDD pin 250 mA -40°C ≤ TA ≤ +85°C, Industrial 319
Maximum current sunk by all ports 250 mA 319
Maximum current sourced by all ports 250 mA 319
Maximum output current sunk by any I/O pin 50 mA 319
Maximum output current sourced by any I/O pin 50 mA 319
Clamp current IK 20 mA VPIN < 0 or VPIN > VDD 319
Operating Ambient Temperature, Industrial TA -40 85 °C Industrial temperature 320
Input Low Voltage, I/O ports with TTL buffer VIL 0.8 V 4.5V ≤ VDD ≤ 5.5V 334
Input Low Voltage, Schmitt Trigger buffer VIL 0.2 V 1.8V ≤ VDD ≤ 5.5V; max printed as 0.2 VDD 334
Input Leakage Current, I/O ports IIL -100 5 100 nA VSS ≤ VPIN ≤ VDD, Pin at high-impedance, -40°C to 85°C 334
Input Leakage Current, MCLR IIL -200 50 200 nA VSS ≤ VPIN ≤ VDD 334
PORTB Weak Pull-up Current IPUR 50 250 400 µA VDD = 5.0V, VPIN = VSS 334
Output Low Voltage, I/O ports VOL 0.6 V IOL = 3 mA, VDD = VDDMIN; max printed as VSS+0.6 335
Output High Voltage, I/O ports VOH 0.7 V IOH = 2 mA, VDD = VDDMIN; min printed as VDD-0.7 336
Thermal Resistance Junction to Ambient θJA 43 °C/W 20-pin QFN 4x4mm package 338
Thermal Resistance Junction to Case θJC 5.3 °C/W 20-pin QFN 4x4mm package 338
Maximum Junction Temperature TJMAX 150 °C 338
Brown-out Reset Voltage VBOR 1.75 1.9 2.05 V BORV = 1.9V 345
Brown-out Reset Hysteresis VHYST 0 25 50 mV -40°C to +85°C 345

CAD (KiCad official)

  • Symbol: PIC18LF14K22-I
  • Footprint: Package_DFN_QFN:QFN-20-1EP_4x4mm_P0.5mm_EP2.5x2.5mm
  • 3D model: QFN-20-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: pic18lf14k22-i-etched.step / pic18lf14k22-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic18lf14k22-i.step / pic18lf14k22-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (387 pp, sha256 21f69d409798287f, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF