Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PIC18F55K42-I

Microchip Tech · Microcontrollers (MCU/MPU/SOC) · TQFP-48(7x7)

PIC18F55K42-I from Microchip Tech, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RC7 bidirectional Bidirectional PORTC pin RC7 with analog input ANC7, UART1 receive RX1 (PPS-remappable input) and interrupt-on-change IOCC7.
2 RD4 bidirectional Bidirectional PORTD pin RD4 with analog input AND4.
3 RD5 bidirectional Bidirectional PORTD pin RD5 with analog input AND5.
4 RD6 bidirectional Bidirectional PORTD pin RD6 with analog input AND6.
5 RD7 bidirectional Bidirectional PORTD pin RD7 with analog input AND7.
6 VSS power_in Ground pin; all VSS pins must be connected at the circuit board level, since floating VSS may degrade electrical performance or cause non-functionality.
7 VDD power_in Positive supply pin; all VDD pins must be connected at the circuit board level, since floating VDD may degrade electrical performance or cause non-functionality.
8 RB0 bidirectional Bidirectional PORTB pin RB0 with analog input ANB0, comparator C2IN1+ input, zero-cross detect ZCD, external interrupt INT0 and interrupt-on-change IOCB0.
9 RB1 bidirectional Bidirectional PORTB pin RB1 with analog input ANB1, comparator inputs C1IN3-/C2IN3-, I2C2 clock SCL2 (I2C/SMBus logic levels) and external interrupt INT1.
10 RB2 bidirectional Bidirectional PORTB pin RB2 with analog input ANB2, I2C2 data SDA2 (I2C/SMBus logic levels), CWG3IN input and external interrupt INT2.
11 RB3 bidirectional Bidirectional PORTB pin RB3 with analog input ANB3, comparator inputs C1IN2-/C2IN2- and interrupt-on-change IOCB3.
12 RF4 bidirectional Bidirectional PORTF pin RF4 with analog input ANF4.
13 RF5 bidirectional Bidirectional PORTF pin RF5 with analog input ANF5.
14 RF6 bidirectional Bidirectional PORTF pin RF6 with analog input ANF6.
15 RF7 bidirectional Bidirectional PORTF pin RF7 with analog input ANF7.
16 RB4 bidirectional Bidirectional PORTB pin RB4 with analog input ANB4, ADC acquisition trigger ADCACT, Timer5 gate T5G and interrupt-on-change IOCB4.
17 RB5 bidirectional Bidirectional PORTB pin RB5 with analog input ANB5, Timer1 gate T1G, CCP3 and interrupt-on-change IOCB5.
18 RB6 bidirectional Bidirectional PORTB pin RB6 with analog input ANB6, UART2 CTS2, CLCIN2, interrupt-on-change IOCB6 and ICSP programming clock ICSPCLK.
19 RB7 bidirectional Bidirectional PORTB pin RB7 with analog input ANB7, DAC1OUT2, UART2 receive RX2, Timer6 input T6IN, CLCIN3, interrupt-on-change IOCB7 and ICSP data ICSPDAT.
20 RE3 input Input-only pin RE3 that also serves as the active-low master clear MCLR and programming voltage VPP, with interrupt-on-change IOCE3.
21 RA0 bidirectional Bidirectional PORTA pin RA0 with analog input ANA0, comparator inputs C1IN0-/C2IN0-, CLC input CLCIN0 and interrupt-on-change IOCA0.
22 RA1 bidirectional Bidirectional PORTA pin RA1 with analog input ANA1, comparator inputs C1IN1-/C2IN1-, CLC input CLCIN1 and interrupt-on-change IOCA1.
23 RA2 bidirectional Bidirectional PORTA pin RA2 with analog input ANA2, VREF- negative reference, DAC1OUT1 output, comparator inputs C1IN0+/C2IN0+ and interrupt-on-change IOCA2.
24 RA3 bidirectional Bidirectional PORTA pin RA3 with analog input ANA3, VREF+ positive reference, comparator input C1IN1+, MDCARL input and interrupt-on-change IOCA3.
25 RA4 bidirectional Bidirectional PORTA pin RA4 with analog input ANA4, MDCARH input, Timer0 clock input T0CKI and interrupt-on-change IOCA4.
26 RA5 bidirectional Bidirectional PORTA pin RA5 with analog input ANA5, SPI1 slave select SS1, MDSRC input and interrupt-on-change IOCA5.
27 RE0 bidirectional Bidirectional PORTE pin RE0 with analog input ANE0.
28 RE1 bidirectional Bidirectional PORTE pin RE1 with analog input ANE1.
29 RE2 bidirectional Bidirectional PORTE pin RE2 with analog input ANE2.
30 VDD power_in Positive supply pin; all VDD pins must be connected at the circuit board level, since floating VDD may degrade electrical performance or cause non-functionality.
31 VSS power_in Ground pin; all VSS pins must be connected at the circuit board level, since floating VSS may degrade electrical performance or cause non-functionality.
32 RA7 bidirectional Bidirectional PORTA pin RA7 with analog input ANA7, oscillator input OSC1/CLKIN and interrupt-on-change IOCA7.
33 RA6 bidirectional Bidirectional PORTA pin RA6 with analog input ANA6, oscillator output OSC2/CLKOUT and interrupt-on-change IOCA6.
34 RC0 bidirectional Bidirectional PORTC pin RC0 with analog input ANC0, Timer1 clock T1CKI, Timer3 clock T3CKI, Timer3 gate T3G, SMT window input SMTWIN1, secondary oscillator output SOSCO and interrupt-on-change IOCC0.
35 RC1 bidirectional Bidirectional PORTC pin RC1 with analog input ANC1, SMT signal input SMTSIG1, CCP2, secondary oscillator input SOSCI and interrupt-on-change IOCC1.
36 RF0 bidirectional Bidirectional PORTF pin RF0 with analog input ANF0.
37 RF1 bidirectional Bidirectional PORTF pin RF1 with analog input ANF1.
38 RF2 bidirectional Bidirectional PORTF pin RF2 with analog input ANF2.
39 RF3 bidirectional Bidirectional PORTF pin RF3 with analog input ANF3.
40 RC2 bidirectional Bidirectional PORTC pin RC2 with analog input ANC2, Timer5 clock T5CKI, CCP1 and interrupt-on-change IOCC2.
41 RC3 bidirectional Bidirectional PORTC pin RC3 with analog input ANC3, I2C1 clock SCL1 (I2C/SMBus logic levels), SPI1 clock SCK1, Timer2 input T2IN and interrupt-on-change IOCC3.
42 RD0 bidirectional Bidirectional PORTD pin RD0 with analog input AND0.
43 RD1 bidirectional Bidirectional PORTD pin RD1 with analog input AND1.
44 RD2 bidirectional Bidirectional PORTD pin RD2 with analog input AND2.
45 RD3 bidirectional Bidirectional PORTD pin RD3 with analog input AND3.
46 RC4 bidirectional Bidirectional PORTC pin RC4 with analog input ANC4, I2C1 data SDA1 (I2C/SMBus logic levels), SPI1 data input SDI1 and interrupt-on-change IOCC4.
47 RC5 bidirectional Bidirectional PORTC pin RC5 with analog input ANC5, Timer4 input T4IN and interrupt-on-change IOCC5.
48 RC6 bidirectional Bidirectional PORTC pin RC6 with analog input ANC6, UART1 CTS1 and interrupt-on-change IOCC6.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-48(7x7)
Category Embedded Processors & Controllers
Pins 48

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating voltage range (PIC18F2X/4X/5XK42, non-LF) 2.3 5.5 V PIC18F2X/4X/5XK42 (not the PIC18LF variant) 1
Temperature range, industrial -40 85 °C Industrial grade (-I suffix) 1
Maximum clock input frequency 64 MHz Operating speed: up to 64 MHz clock input 1
High-precision internal oscillator accuracy -1 1 % At calibration (nominal) 2

CAD (KiCad official)

  • Symbol: PIC18F55K42-I
  • Footprint: Package_QFP:TQFP-48_7x7mm_P0.5mm
  • 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: pic18f55k42-i-etched.step / pic18f55k42-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic18f55k42-i.step / pic18f55k42-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (18 pp, sha256 16bc59ced9cdc213, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF