main
Ray Set visibility: public 8b6979d 6d ago
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577
{
  "schema_version": 1,
  "type": "component",
  "slug": "pic18f4550-i",
  "title": "PIC18F4550-I",
  "brief": "Microchip Tech Microcontrollers (MCU/MPU/SOC), TQFP-44(10x10). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.1.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "embedded processors & controllers",
    "pic18f4550-i",
    "factory-2.0.0",
    "extractor-text"
  ],
  "component": {
    "mpn": "PIC18F4550-I",
    "manufacturer": "Microchip Tech",
    "package": "TQFP-44(10x10)",
    "pin_count": 44,
    "category": "Embedded Processors & Controllers",
    "subcategory": "Microcontrollers (MCU/MPU/SOC)",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586171927140843520",
    "parts": {
      "symbol": "pic18f4550-i.kicad_sym",
      "footprint": "pic18f4550-i.kicad_mod",
      "model_3d": "pic18f4550-i-hero.glb",
      "model_3d_plain": "pic18f4550-i-etched.glb",
      "model_3d_step": "pic18f4550-i-etched.step",
      "model_3d_step_plain": "pic18f4550-i.step",
      "lbr": "pic18f4550-i.lbr"
    },
    "distributor_links": {
      "lcsc": "C21667"
    },
    "distributor_check": {
      "checked_at": "2026-10-20T21:06:19Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": null,
        "status": "no match"
      },
      "mouser": {
        "pn": null,
        "status": "no match"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "RC7/RX/DT/SDO",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; serves as EUSART asynchronous receive (RX), synchronous data (DT) or SPI data output (SDO)."
      },
      {
        "number": "2",
        "name": "RD4/SPP4",
        "type": "bidirectional",
        "description": "Digital I/O or Streaming Parallel Port data bit 4 (SPP4), with TTL input buffer when the SPP is enabled."
      },
      {
        "number": "3",
        "name": "RD5/SPP5/P1B",
        "type": "bidirectional",
        "description": "Digital I/O or Streaming Parallel Port data bit 5 (SPP5), or ECCP1 Enhanced PWM output channel B (P1B) that may be tri-stated during PWM shutdown events."
      },
      {
        "number": "4",
        "name": "RD6/SPP6/P1C",
        "type": "bidirectional",
        "description": "Digital I/O or Streaming Parallel Port data bit 6 (SPP6), or ECCP1 Enhanced PWM output channel C (P1C) that may be tri-stated during PWM shutdown events."
      },
      {
        "number": "5",
        "name": "RD7/SPP7/P1D",
        "type": "bidirectional",
        "description": "Digital I/O or Streaming Parallel Port data bit 7 (SPP7), or ECCP1 Enhanced PWM output channel D (P1D) that may be tri-stated during PWM shutdown events."
      },
      {
        "number": "6",
        "name": "VSS",
        "type": "power_in",
        "description": "Ground reference for logic and I/O pins."
      },
      {
        "number": "7",
        "name": "VDD",
        "type": "power_in",
        "description": "Positive supply for logic and I/O pins."
      },
      {
        "number": "8",
        "name": "RB0/AN12/INT0/FLT0/SDI/SDA",
        "type": "bidirectional",
        "description": "Digital I/O with weak pull-up when RBPU is cleared; also analog input 12, external interrupt 0, Enhanced PWM Fault input (ECCP1), SPI data in, or I2C data I/O."
      },
      {
        "number": "9",
        "name": "RB1/AN10/INT1/SCK/SCL",
        "type": "bidirectional",
        "description": "Digital I/O with weak pull-up when RBPU is cleared; also analog input 10, external interrupt 1, SPI clock I/O, or I2C clock I/O."
      },
      {
        "number": "10",
        "name": "RB2/AN8/INT2/VMO",
        "type": "bidirectional",
        "description": "Digital I/O with weak pull-up when RBPU is cleared; also analog input 8, external interrupt 2, or external USB transceiver VMO output."
      },
      {
        "number": "11",
        "name": "RB3/AN9/CCP2/VPO",
        "type": "bidirectional",
        "description": "Digital I/O with weak pull-up when RBPU is cleared; also analog input 9, CCP2 capture/compare/PWM (alternate CCP2 pin when CCP2MX is cleared), or external USB transceiver VPO output."
      },
      {
        "number": "12",
        "name": "NC/ICCK/ICPGC",
        "type": "bidirectional",
        "description": "No Connect unless the ICPRT Configuration bit is set; then it is the dedicated ICD clock (ICCK) or ICSP programming clock (ICPGC)."
      },
      {
        "number": "13",
        "name": "NC/ICDT/ICPGD",
        "type": "bidirectional",
        "description": "No Connect unless the ICPRT Configuration bit is set; then it is the dedicated ICD data (ICDT) or ICSP programming data (ICPGD) pin."
      },
      {
        "number": "14",
        "name": "RB4/AN11/KBI0/CSSPP",
        "type": "bidirectional",
        "description": "Digital I/O with weak pull-up when RBPU is cleared; also analog input 11, interrupt-on-pin-change KBI0, or SPP chip select control output CSSPP."
      },
      {
        "number": "15",
        "name": "RB5/KBI1/PGM",
        "type": "bidirectional",
        "description": "Digital I/O with weak pull-up when RBPU is cleared; also interrupt-on-pin-change KBI1, or Low-Voltage ICSP programming enable pin PGM when the LVP Configuration bit is set."
      },
      {
        "number": "16",
        "name": "RB6/KBI2/PGC",
        "type": "bidirectional",
        "description": "Digital I/O with weak pull-up when RBPU is cleared; also interrupt-on-pin-change KBI2, or In-Circuit Debugger and ICSP programming clock PGC."
      },
      {
        "number": "17",
        "name": "RB7/KBI3/PGD",
        "type": "bidirectional",
        "description": "Digital I/O with weak pull-up when RBPU is cleared; also interrupt-on-pin-change KBI3, or In-Circuit Debugger and ICSP programming data PGD."
      },
      {
        "number": "18",
        "name": "MCLR/VPP/RE3",
        "type": "input",
        "description": "Active-low Master Clear (Reset) input when MCLRE is set; programming voltage input VPP; or digital input RE3 when MCLR is disabled."
      },
      {
        "number": "19",
        "name": "RA0/AN0",
        "type": "bidirectional",
        "description": "Digital I/O with TTL input buffer; analog input 0."
      },
      {
        "number": "20",
        "name": "RA1/AN1",
        "type": "bidirectional",
        "description": "Digital I/O with TTL input buffer; analog input 1."
      },
      {
        "number": "21",
        "name": "RA2/AN2/VREF-/CVREF",
        "type": "bidirectional",
        "description": "Digital I/O with TTL input buffer; analog input 2, A/D reference voltage low input (VREF-), or analog comparator reference output (CVREF)."
      },
      {
        "number": "22",
        "name": "RA3/AN3/VREF+",
        "type": "bidirectional",
        "description": "Digital I/O with TTL input buffer; analog input 3, or A/D reference voltage high input (VREF+)."
      },
      {
        "number": "23",
        "name": "RA4/T0CKI/C1OUT/RCV",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; Timer0 external clock input T0CKI, comparator 1 output C1OUT, or external USB transceiver RCV input."
      },
      {
        "number": "24",
        "name": "RA5/AN4/SS/HLVDIN/C2OUT",
        "type": "bidirectional",
        "description": "Digital I/O with TTL input buffer; analog input 4, SPI slave select input SS, High/Low-Voltage Detect input HLVDIN, or comparator 2 output C2OUT."
      },
      {
        "number": "25",
        "name": "RE0/AN5/CK1SPP",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; analog input 5 (reads '0' when analog is selected) or SPP clock 1 output CK1SPP."
      },
      {
        "number": "26",
        "name": "RE1/AN6/CK2SPP",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; analog input 6 (reads '0' when analog is selected) or SPP clock 2 output CK2SPP."
      },
      {
        "number": "27",
        "name": "RE2/AN7/OESPP",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; analog input 7 (reads '0' when analog is selected) or SPP output enable OESPP."
      },
      {
        "number": "28",
        "name": "VDD",
        "type": "power_in",
        "description": "Positive supply for logic and I/O pins."
      },
      {
        "number": "29",
        "name": "VSS",
        "type": "power_in",
        "description": "Ground reference for logic and I/O pins."
      },
      {
        "number": "30",
        "name": "OSC1/CLKI",
        "type": "input",
        "description": "Oscillator crystal or external clock source input; always associated with the OSC2 pin in crystal modes."
      },
      {
        "number": "31",
        "name": "OSC2/CLKO/RA6",
        "type": "bidirectional",
        "description": "Oscillator crystal output in crystal modes; in RC mode outputs CLKO at 1/4 the OSC1 frequency; or general purpose I/O RA6 when the internal oscillator mode frees the pin."
      },
      {
        "number": "32",
        "name": "RC0/T1OSO/T13CKI",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; Timer1 oscillator output T1OSO or Timer1/Timer3 external clock input T13CKI."
      },
      {
        "number": "33",
        "name": "NC/ICRST/ICVPP",
        "type": "input",
        "description": "No Connect unless the ICPRT Configuration bit is set; then it is the dedicated ICD/ICSP Master Clear (ICRST) input or programming voltage input (ICVPP)."
      },
      {
        "number": "34",
        "name": "NC/ICPORTS",
        "type": "passive",
        "description": "No Connect; when ICPRT and DEBUG are configured for the dedicated port, connecting this pin to VSS enables 28-pin device emulation and connecting it to VDD gives the default configuration."
      },
      {
        "number": "35",
        "name": "RC1/T1OSI/CCP2/UOE",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; Timer1 oscillator input T1OSI, CCP2 capture/compare/PWM (default CCP2 pin when CCP2MX is set), or external USB transceiver OE output."
      },
      {
        "number": "36",
        "name": "RC2/CCP1/P1A",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; ECCP1 capture/compare/PWM output CCP1, or Enhanced PWM output channel A (P1A)."
      },
      {
        "number": "37",
        "name": "VUSB",
        "type": "power_out",
        "description": "Internal USB 3.3V voltage regulator output, providing the positive supply for the internal USB transceiver."
      },
      {
        "number": "38",
        "name": "RD0/SPP0",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; Streaming Parallel Port data bit 0 (SPP0) with TTL input buffer when the SPP is enabled."
      },
      {
        "number": "39",
        "name": "RD1/SPP1",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; Streaming Parallel Port data bit 1 (SPP1) with TTL input buffer when the SPP is enabled."
      },
      {
        "number": "40",
        "name": "RD2/SPP2",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; Streaming Parallel Port data bit 2 (SPP2) with TTL input buffer when the SPP is enabled."
      },
      {
        "number": "41",
        "name": "RD3/SPP3",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; Streaming Parallel Port data bit 3 (SPP3) with TTL input buffer when the SPP is enabled."
      },
      {
        "number": "42",
        "name": "RC4/D-/VM",
        "type": "bidirectional",
        "description": "TTL digital input in port mode; USB differential minus line (D-) of the internal transceiver, or VM input from an external USB transceiver."
      },
      {
        "number": "43",
        "name": "RC5/D+/VP",
        "type": "bidirectional",
        "description": "TTL digital input in port mode; USB differential plus line (D+) of the internal transceiver, or VP input from an external USB transceiver."
      },
      {
        "number": "44",
        "name": "RC6/TX/CK",
        "type": "bidirectional",
        "description": "Digital I/O with Schmitt Trigger input; EUSART asynchronous transmit (TX) or synchronous clock (CK)."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The datasheet gives the TQFP pinout in the shared PIC18F4455/4550 table (Table 1-3). The PIC18F4550 ; Pin 34 (NC/ICPORTS) is listed as type 'P' in the datasheet table. It is a configuration pin, not a s; Multi-function pins were assigned one KiCad type each. The datasheet gives per-function types (e.g. "
        ],
        "pages_sent": 75,
        "cost_usd": 0.4113,
        "at": "2026-10-20T21:00:48"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8586171927140843520",
        "pages": 438,
        "sha256": "89dc5b86edd4804e",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 44,
        "described": 44,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "pic18f4550-i.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          12,
          12,
          1.1
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "61ecec1147f835d2c9d165c450b1c8d53e65b038f6ca1dac3066a2dfb1bbbb85",
        "checked": "2026-10-20",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "pic18f4550-i-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          12,
          12,
          1.1
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "1e520e58a4e4c1d07da33913622e39451fa36d6f08a5ba9a3cafc1fc44b0e95f",
        "checked": "2026-10-20",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  },
  "metadata": {
    "specs": {
      "Manufacturer": "Microchip Tech",
      "Package": "TQFP-44(10x10)",
      "Category": "Embedded Processors & Controllers",
      "Pins": "44"
    },
    "characteristics": {
      "version": 1,
      "source": "datasheet",
      "datasheet_sha256": "89dc5b86edd4804e9fd9ffb88e267774342118cedf6208e0ae1479ab18919ae6",
      "rows": [
        {
          "name": "Standard (F) device operating VDD range",
          "symbol": "VDD",
          "kind": "recommended_operating",
          "unit": "V",
          "min": 4.2,
          "typ": null,
          "max": 5.5,
          "conditions": "Standard F devices (PIC18F4550); from Section 1.3 overview text",
          "source_page": 9,
          "source": "datasheet"
        },
        {
          "name": "Internal oscillator (INTOSC) 8 MHz accuracy",
          "symbol": "",
          "kind": "tolerance",
          "unit": "%",
          "min": -2,
          "typ": null,
          "max": 2,
          "conditions": "",
          "source_page": 9,
          "source": "datasheet"
        },
        {
          "name": "Clock speed range via PLL / HS mode",
          "symbol": "",
          "kind": "recommended_operating",
          "unit": "MHz",
          "min": 4,
          "typ": null,
          "max": 48,
          "conditions": "PLL frequency multiplier, HSPLL/ECPLL modes; HS mode up to 48 MHz",
          "source_page": 9,
          "source": "datasheet"
        },
        {
          "name": "MCLR pull-up resistor to VDD for POR",
          "symbol": "",
          "kind": "recommended_operating",
          "unit": "kΩ",
          "min": 1,
          "typ": null,
          "max": 10,
          "conditions": "MCLR tied to VDD through resistor",
          "source_page": 49,
          "source": "datasheet"
        },
        {
          "name": "External POR circuit resistor R (slow VDD rise)",
          "symbol": "R",
          "kind": "recommended_operating",
          "unit": "kΩ",
          "min": null,
          "typ": null,
          "max": 40,
          "conditions": "Voltage drop across R must not violate electrical specification",
          "source_page": 49,
          "source": "datasheet"
        },
        {
          "name": "MCLR series resistor R1 (ESD/EOS protection)",
          "symbol": "R1",
          "kind": "recommended_operating",
          "unit": "kΩ",
          "min": 1,
          "typ": null,
          "max": null,
          "conditions": "Limits current into MCLR from external capacitor C",
          "source_page": 49,
          "source": "datasheet"
        },
        {
          "name": "Maximum recommended analog source impedance",
          "symbol": "RS",
          "kind": "recommended_operating",
          "unit": "kΩ",
          "min": null,
          "typ": null,
          "max": 2.5,
          "conditions": "A/D acquisition; source impedance affects offset",
          "source_page": 272,
          "source": "datasheet"
        },
        {
          "name": "A/D conversion clock TAD minimum",
          "symbol": "TAD",
          "kind": "timing",
          "unit": "µs",
          "min": 0.8,
          "typ": null,
          "max": null,
          "conditions": "Table 21-1 assumption (TAD Min = 0.8 µs)",
          "source_page": 273,
          "source": "datasheet"
        },
        {
          "name": "Analog input pin leakage current",
          "symbol": "ILEAKAGE",
          "kind": "electrical",
          "unit": "nA",
          "min": -100,
          "typ": null,
          "max": 100,
          "conditions": "Analog input model (Figure 21-3), leakage due to various junctions",
          "source_page": 271,
          "source": "datasheet"
        },
        {
          "name": "HLVD internal reference voltage",
          "symbol": "",
          "kind": "electrical",
          "unit": "V",
          "min": null,
          "typ": 1.2,
          "max": null,
          "conditions": "Typical, HLVD block diagram (Figure 24-1)",
          "source_page": 288,
          "source": "datasheet"
        },
        {
          "name": "Series resistor RS for ceramic resonator (HS mode)",
          "symbol": "RS",
          "kind": "recommended_operating",
          "unit": "Ω",
          "min": null,
          "typ": 330,
          "max": null,
          "conditions": "Recommended starting point, HS mode with ceramic resonator",
          "source_page": 27,
          "source": "datasheet"
        }
      ]
    }
  },
  "variants": [],
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "pic18f4550-i"
  ],
  "discovery_pitch": "PIC18F4550-I (Microchip Tech) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
  "author": {
    "name": "Ray",
    "email": "[email protected]"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "pic18f4550-i.kicad_sym",
    "pic18f4550-i.kicad_mod",
    "pic18f4550-i.glb",
    "pic18f4550-i.step",
    "pic18f4550-i.lbr",
    "docs/hero.png",
    "docs/pic18f4550-i-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "pic18f4550-i-hero.glb",
    "pic18f4550-i-hero.overlay.json",
    "pic18f4550-i-etched.glb"
  ],
  "visibility": {
    "public": true
  }
}