component
PIC18F26K22-I
Public Made by Adomby adom
MICROCHIP Others, SSOP-28-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
PIC18F26K22-I
MICROCHIP · Others · SSOP-28-208mil
PIC18F26K22-I from MICROCHIP, in a SSOP-28-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RE3/VPP/MCLR | input | Digital input RE3, active-low Master Clear (device Reset) input, and programming voltage (VPP) input. |
| 2 | RA0/C12IN0-/AN0 | bidirectional | Digital I/O with TTL input, comparators C1/C2 inverting input C12IN0- and analog input 0. |
| 3 | RA1/C12IN1-/AN1 | bidirectional | Digital I/O with TTL input, comparators C1/C2 inverting input C12IN1- and analog input 1. |
| 4 | RA2/C2IN+/AN2/DACOUT/VREF- | bidirectional | Digital I/O with TTL input, comparator C2 noninverting input, analog input 2, DAC reference output and A/D low reference voltage input. |
| 5 | RA3/C1IN+/AN3/VREF+ | bidirectional | Digital I/O with TTL input, comparator C1 noninverting input, analog input 3 and A/D high reference voltage input. |
| 6 | RA4/CCP5/C1OUT/SRQ/T0CKI | bidirectional | Digital I/O with Schmitt Trigger input, CCP5 capture/compare/PWM, comparator C1 output, SR latch Q output and Timer0 external clock input. |
| 7 | RA5/C2OUT/SRNQ/SS1/HLVDIN/AN4 | bidirectional | Digital I/O with TTL input, comparator C2 output, SR latch output, MSSP1 SPI client select input, High/Low-Voltage Detect input and analog input 4. |
| 8 | VSS | power_in | Ground reference for logic and I/O pins. |
| 9 | RA7/CLKI/OSC1 | bidirectional | Digital I/O, external clock source input, or oscillator crystal input (ST buffer in RC mode, CMOS otherwise). |
| 10 | RA6/CLKO/OSC2 | bidirectional | Digital I/O, oscillator crystal output, or in RC mode CLKOUT at 1/4 the OSC1 frequency denoting the instruction cycle rate. |
| 11 | RC0/P2B/T3CKI/T3G/T1CKI/SOSCO | bidirectional | Digital I/O with Schmitt Trigger input, alternate P2B PWM output, Timer3/Timer1 clock inputs, Timer3 gate input and secondary oscillator output. |
| 12 | RC1/P2A/CCP2/SOSCI | bidirectional | Digital I/O with Schmitt Trigger input, Enhanced CCP2 PWM output, CCP2 capture/compare/PWM and secondary oscillator input. |
| 13 | RC2/CTPLS/P1A/CCP1/T5CKI/AN14 | bidirectional | Digital I/O with Schmitt Trigger input, CTMU pulse generator output, Enhanced CCP1 PWM output, CCP1, Timer5 clock input and analog input 14. |
| 14 | RC3/SCK1/SCL1/AN15 | bidirectional | Digital I/O with Schmitt Trigger input, MSSP1 SPI/I2C serial clock and analog input 15. |
| 15 | RC4/SDI1/SDA1/AN16 | bidirectional | Digital I/O with Schmitt Trigger input, MSSP1 SPI data in / I2C data I/O and analog input 16. |
| 16 | RC5/SDO1/AN17 | bidirectional | Digital I/O with Schmitt Trigger input, MSSP1 SPI data out and analog input 17. |
| 17 | RC6/P3A/CCP3/TX1/CK1/AN18 | bidirectional | Digital I/O with Schmitt Trigger input, alternate P3A/CCP3, EUSART1 asynchronous transmit or synchronous clock and analog input 18. |
| 18 | RC7/P3B/RX1/DT1/AN19 | bidirectional | Digital I/O with Schmitt Trigger input, Enhanced CCP3 PWM output P3B, EUSART1 receive/synchronous data and analog input 19. |
| 19 | VSS | power_in | Ground reference for logic and I/O pins. |
| 20 | VDD | power_in | Positive supply for logic and I/O pins. |
| 21 | RB0/INT0/CCP4/FLT0/SRI/SS2/AN12 | bidirectional | Digital I/O with TTL input, external interrupt 0, CCP4, ECCP auto-shutdown fault input, SR latch input, MSSP2 SPI client select and analog input 12. |
| 22 | RB1/INT1/P1C/SCK2/SCL2/C12IN3-/AN10 | bidirectional | Digital I/O with TTL input, external interrupt 1, ECCP1 PWM output P1C, MSSP2 SPI/I2C clock, comparator inverting input C12IN3- and analog input 10. |
| 23 | RB2/INT2/CTED1/P1B/SDI2/SDA2/AN8 | bidirectional | Digital I/O with TTL input, external interrupt 2, CTMU edge 1 input, ECCP1 PWM output P1B, MSSP2 SPI data in / I2C data and analog input 8. |
| 24 | RB3/CTED2/P2A/CCP2/SDO2/C12IN2-/AN9 | bidirectional | Digital I/O with TTL input, CTMU edge 2 input, ECCP2 PWM output P2A, CCP2, MSSP2 SPI data out, comparator inverting input C12IN2- and analog input 9. |
| 25 | RB4/IOC0/P1D/T5G/AN11 | bidirectional | Digital I/O with TTL input, interrupt-on-change, ECCP1 PWM output P1D, Timer5 gate input and analog input 11. |
| 26 | RB5/IOC1/P2B/P3A/CCP3/T3CKI/T1G/AN13 | bidirectional | Digital I/O with TTL input, interrupt-on-change, P2B/P3A PWM outputs, CCP3, Timer3 clock, Timer1 gate input and analog input 13. |
| 27 | RB6/IOC2/TX2/CK2/PGC | bidirectional | Digital I/O with TTL input, interrupt-on-change, EUSART2 transmit/clock, and In-Circuit Debugger/ICSP programming clock. |
| 28 | RB7/IOC3/RX2/DT2/PGD | bidirectional | Digital I/O with TTL input, interrupt-on-change, EUSART2 receive/data, and In-Circuit Debugger/ICSP programming data. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | MICROCHIP |
| Package | SSOP-28-208mil |
| Category | Others |
| Pins | 28 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage (PIC18F2X/4XK22) | VDD | 2.3 | 5.5 | V | PIC18F2X/4XK22 | 417 | |
| RAM Data Retention Voltage | VDR | 1.5 | V | 417 | |||
| VDD Start Voltage to ensure internal Power-on Reset | VPOR | 0.7 | V | See section on Power-on Reset for details | 417 | ||
| VDD Rise Rate to ensure internal Power-on Reset | SVDD | 0.05 | V/ms | See section on Power-on Reset for details | 417 | ||
| Brown-out Reset Voltage BORV<1:0> = 11 | VBOR | 1.75 | 1.9 | 2.05 | V | BORV<1:0> = 11 | 417 |
| Brown-out Reset Voltage BORV<1:0> = 10 | VBOR | 2.05 | 2.2 | 2.35 | V | BORV<1:0> = 10 | 417 |
| Brown-out Reset Voltage BORV<1:0> = 01 | VBOR | 2.35 | 2.5 | 2.65 | V | BORV<1:0> = 01 | 417 |
| Brown-out Reset Voltage BORV<1:0> = 00 | VBOR | 2.65 | 2.85 | 3.05 | V | BORV<1:0> = 00 | 417 |
| Operating temperature | TA | -40 | 125 | °C | Standard Operating Conditions | 417 | |
| Sleep mode power-down current | IPD | 13 | 50 | µA | VDD = 5.0V; typ +25°C, max +125°C; WDT, BOR, FVR and SOSC disabled | 418 | |
| Watchdog Timer delta IPD | ΔIPD | 0.5 | 5 | µA | VDD = 5.0V; typ +25°C, max +125°C | 418 | |
| Brown-out Reset delta IPD | ΔIPD | 5.2 | 16 | µA | VDD = 5.0V; typ +25°C, max +125°C | 418 | |
| Supply current RC_RUN LFINTOSC 31 kHz | IDD | 21 | 55 | µA | VDD = 5.0V, +25°C, FOSC = 31 kHz | 420 | |
| Supply current RC_RUN HFINTOSC 16 MHz | IDD | 2.5 | 3.5 | mA | VDD = 5.0V, -40°C to +125°C, FOSC = 16 MHz | 421 | |
| Supply current RC_RUN HFINTOSC + PLL 64 MHz | IDD | 6.8 | 9.5 | mA | VDD = 5.0V, -40°C to +125°C, FOSC = 64 MHz | 421 | |
| Voltage on VDD with respect to VSS | VDD | -0.3 | 6.5 | V | PIC18(L)F26K22 | 414 | |
| Voltage on any pin with respect to VSS (except VDD and MCLR) | -0.3 | V | max is VDD + 0.3V | 414 | |||
| Voltage on MCLR with respect to VSS | 0 | 11 | V | Note 2 | 414 | ||
| Ambient temperature under bias | -40 | 125 | °C | 414 | |||
| Storage temperature | -65 | 150 | °C | 414 | |||
| Total power dissipation | 1 | W | Note 1 | 414 | |||
| Maximum current out of VSS pin | 300 | mA | -40°C to +85°C | 414 | |||
| Maximum current out of VSS pin | 125 | mA | +85°C to +125°C | 414 | |||
| Maximum current into VDD pin | 200 | mA | -40°C to +85°C | 414 | |||
| Maximum current into VDD pin | 85 | mA | +85°C to +125°C | 414 | |||
| Input clamp current | IIK | 20 | mA | VI < 0 or VI > VDD | 414 | ||
| Output clamp current | IOK | 20 | mA | VO < 0 or VO > VDD | 414 | ||
| Maximum current sunk by all ports | 200 | mA | -40°C to +85°C | 414 |
CAD (KiCad official)
- Symbol:
PIC18F26K22-I - Footprint:
Package_SO:SSOP-28_5.3x10.2mm_P0.65mm - 3D model: SSOP-28-208mil (KiCad packages3D, STEP)
- 3D model files:
pic18f26k22-i-etched.step/pic18f26k22-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pic18f26k22-i.step/pic18f26k22-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: MICROCHIP datasheet (539 pp, sha256
d0ba745eb6a13bdb, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# PIC18F26K22-I
**MICROCHIP** · Others · SSOP-28-208mil
PIC18F26K22-I from MICROCHIP, in a SSOP-28-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RE3/VPP/MCLR | input | Digital input RE3, active-low Master Clear (device Reset) input, and programming voltage (VPP) input. |
| 2 | RA0/C12IN0-/AN0 | bidirectional | Digital I/O with TTL input, comparators C1/C2 inverting input C12IN0- and analog input 0. |
| 3 | RA1/C12IN1-/AN1 | bidirectional | Digital I/O with TTL input, comparators C1/C2 inverting input C12IN1- and analog input 1. |
| 4 | RA2/C2IN+/AN2/DACOUT/VREF- | bidirectional | Digital I/O with TTL input, comparator C2 noninverting input, analog input 2, DAC reference output and A/D low reference voltage input. |
| 5 | RA3/C1IN+/AN3/VREF+ | bidirectional | Digital I/O with TTL input, comparator C1 noninverting input, analog input 3 and A/D high reference voltage input. |
| 6 | RA4/CCP5/C1OUT/SRQ/T0CKI | bidirectional | Digital I/O with Schmitt Trigger input, CCP5 capture/compare/PWM, comparator C1 output, SR latch Q output and Timer0 external clock input. |
| 7 | RA5/C2OUT/SRNQ/SS1/HLVDIN/AN4 | bidirectional | Digital I/O with TTL input, comparator C2 output, SR latch output, MSSP1 SPI client select input, High/Low-Voltage Detect input and analog input 4. |
| 8 | VSS | power_in | Ground reference for logic and I/O pins. |
| 9 | RA7/CLKI/OSC1 | bidirectional | Digital I/O, external clock source input, or oscillator crystal input (ST buffer in RC mode, CMOS otherwise). |
| 10 | RA6/CLKO/OSC2 | bidirectional | Digital I/O, oscillator crystal output, or in RC mode CLKOUT at 1/4 the OSC1 frequency denoting the instruction cycle rate. |
| 11 | RC0/P2B/T3CKI/T3G/T1CKI/SOSCO | bidirectional | Digital I/O with Schmitt Trigger input, alternate P2B PWM output, Timer3/Timer1 clock inputs, Timer3 gate input and secondary oscillator output. |
| 12 | RC1/P2A/CCP2/SOSCI | bidirectional | Digital I/O with Schmitt Trigger input, Enhanced CCP2 PWM output, CCP2 capture/compare/PWM and secondary oscillator input. |
| 13 | RC2/CTPLS/P1A/CCP1/T5CKI/AN14 | bidirectional | Digital I/O with Schmitt Trigger input, CTMU pulse generator output, Enhanced CCP1 PWM output, CCP1, Timer5 clock input and analog input 14. |
| 14 | RC3/SCK1/SCL1/AN15 | bidirectional | Digital I/O with Schmitt Trigger input, MSSP1 SPI/I2C serial clock and analog input 15. |
| 15 | RC4/SDI1/SDA1/AN16 | bidirectional | Digital I/O with Schmitt Trigger input, MSSP1 SPI data in / I2C data I/O and analog input 16. |
| 16 | RC5/SDO1/AN17 | bidirectional | Digital I/O with Schmitt Trigger input, MSSP1 SPI data out and analog input 17. |
| 17 | RC6/P3A/CCP3/TX1/CK1/AN18 | bidirectional | Digital I/O with Schmitt Trigger input, alternate P3A/CCP3, EUSART1 asynchronous transmit or synchronous clock and analog input 18. |
| 18 | RC7/P3B/RX1/DT1/AN19 | bidirectional | Digital I/O with Schmitt Trigger input, Enhanced CCP3 PWM output P3B, EUSART1 receive/synchronous data and analog input 19. |
| 19 | VSS | power_in | Ground reference for logic and I/O pins. |
| 20 | VDD | power_in | Positive supply for logic and I/O pins. |
| 21 | RB0/INT0/CCP4/FLT0/SRI/SS2/AN12 | bidirectional | Digital I/O with TTL input, external interrupt 0, CCP4, ECCP auto-shutdown fault input, SR latch input, MSSP2 SPI client select and analog input 12. |
| 22 | RB1/INT1/P1C/SCK2/SCL2/C12IN3-/AN10 | bidirectional | Digital I/O with TTL input, external interrupt 1, ECCP1 PWM output P1C, MSSP2 SPI/I2C clock, comparator inverting input C12IN3- and analog input 10. |
| 23 | RB2/INT2/CTED1/P1B/SDI2/SDA2/AN8 | bidirectional | Digital I/O with TTL input, external interrupt 2, CTMU edge 1 input, ECCP1 PWM output P1B, MSSP2 SPI data in / I2C data and analog input 8. |
| 24 | RB3/CTED2/P2A/CCP2/SDO2/C12IN2-/AN9 | bidirectional | Digital I/O with TTL input, CTMU edge 2 input, ECCP2 PWM output P2A, CCP2, MSSP2 SPI data out, comparator inverting input C12IN2- and analog input 9. |
| 25 | RB4/IOC0/P1D/T5G/AN11 | bidirectional | Digital I/O with TTL input, interrupt-on-change, ECCP1 PWM output P1D, Timer5 gate input and analog input 11. |
| 26 | RB5/IOC1/P2B/P3A/CCP3/T3CKI/T1G/AN13 | bidirectional | Digital I/O with TTL input, interrupt-on-change, P2B/P3A PWM outputs, CCP3, Timer3 clock, Timer1 gate input and analog input 13. |
| 27 | RB6/IOC2/TX2/CK2/PGC | bidirectional | Digital I/O with TTL input, interrupt-on-change, EUSART2 transmit/clock, and In-Circuit Debugger/ICSP programming clock. |
| 28 | RB7/IOC3/RX2/DT2/PGD | bidirectional | Digital I/O with TTL input, interrupt-on-change, EUSART2 receive/data, and In-Circuit Debugger/ICSP programming data. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | MICROCHIP |
| Package | SSOP-28-208mil |
| Category | Others |
| Pins | 28 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage (PIC18F2X/4XK22) | VDD | 2.3 | | 5.5 | V | PIC18F2X/4XK22 | 417 |
| RAM Data Retention Voltage | VDR | 1.5 | | | V | | 417 |
| VDD Start Voltage to ensure internal Power-on Reset | VPOR | | | 0.7 | V | See section on Power-on Reset for details | 417 |
| VDD Rise Rate to ensure internal Power-on Reset | SVDD | 0.05 | | | V/ms | See section on Power-on Reset for details | 417 |
| Brown-out Reset Voltage BORV<1:0> = 11 | VBOR | 1.75 | 1.9 | 2.05 | V | BORV<1:0> = 11 | 417 |
| Brown-out Reset Voltage BORV<1:0> = 10 | VBOR | 2.05 | 2.2 | 2.35 | V | BORV<1:0> = 10 | 417 |
| Brown-out Reset Voltage BORV<1:0> = 01 | VBOR | 2.35 | 2.5 | 2.65 | V | BORV<1:0> = 01 | 417 |
| Brown-out Reset Voltage BORV<1:0> = 00 | VBOR | 2.65 | 2.85 | 3.05 | V | BORV<1:0> = 00 | 417 |
| Operating temperature | TA | -40 | | 125 | °C | Standard Operating Conditions | 417 |
| Sleep mode power-down current | IPD | | 13 | 50 | µA | VDD = 5.0V; typ +25°C, max +125°C; WDT, BOR, FVR and SOSC disabled | 418 |
| Watchdog Timer delta IPD | ΔIPD | | 0.5 | 5 | µA | VDD = 5.0V; typ +25°C, max +125°C | 418 |
| Brown-out Reset delta IPD | ΔIPD | | 5.2 | 16 | µA | VDD = 5.0V; typ +25°C, max +125°C | 418 |
| Supply current RC_RUN LFINTOSC 31 kHz | IDD | | 21 | 55 | µA | VDD = 5.0V, +25°C, FOSC = 31 kHz | 420 |
| Supply current RC_RUN HFINTOSC 16 MHz | IDD | | 2.5 | 3.5 | mA | VDD = 5.0V, -40°C to +125°C, FOSC = 16 MHz | 421 |
| Supply current RC_RUN HFINTOSC + PLL 64 MHz | IDD | | 6.8 | 9.5 | mA | VDD = 5.0V, -40°C to +125°C, FOSC = 64 MHz | 421 |
| Voltage on VDD with respect to VSS | VDD | -0.3 | | 6.5 | V | PIC18(L)F26K22 | 414 |
| Voltage on any pin with respect to VSS (except VDD and MCLR) | | -0.3 | | | V | max is VDD + 0.3V | 414 |
| Voltage on MCLR with respect to VSS | | 0 | | 11 | V | Note 2 | 414 |
| Ambient temperature under bias | | -40 | | 125 | °C | | 414 |
| Storage temperature | | -65 | | 150 | °C | | 414 |
| Total power dissipation | | | | 1 | W | Note 1 | 414 |
| Maximum current out of VSS pin | | | | 300 | mA | -40°C to +85°C | 414 |
| Maximum current out of VSS pin | | | | 125 | mA | +85°C to +125°C | 414 |
| Maximum current into VDD pin | | | | 200 | mA | -40°C to +85°C | 414 |
| Maximum current into VDD pin | | | | 85 | mA | +85°C to +125°C | 414 |
| Input clamp current | IIK | | | 20 | mA | VI < 0 or VI > VDD | 414 |
| Output clamp current | IOK | | | 20 | mA | VO < 0 or VO > VDD | 414 |
| Maximum current sunk by all ports | | | | 200 | mA | -40°C to +85°C | 414 |
## CAD (KiCad official)
- Symbol: `PIC18F26K22-I`
- Footprint: `Package_SO:SSOP-28_5.3x10.2mm_P0.65mm`
- 3D model: SSOP-28-208mil (KiCad packages3D, STEP)
- 3D model files: `pic18f26k22-i-etched.step` / `pic18f26k22-i-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `pic18f26k22-i.step` / `pic18f26k22-i.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [MICROCHIP datasheet](https://ww1.microchip.com/downloads/en/DeviceDoc/PIC18(L)F2X-4XK22-Data-Sheet-40001412H.pdf) (539 pp, sha256 `d0ba745eb6a13bdb`, retrieved 2026-10-27, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/pic18f26k22-i-datasheet.pdf)