Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PIC18F25K22-I

Microchip Tech · MICROCHIP · SSOP-28-208mil

PIC18F25K22-I from Microchip Tech, in a SSOP-28-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RE3/VPP/MCLR input Digital input-only RE3, active-low Master Clear (device Reset) input, and programming voltage (VPP) input.
2 RA0/C12IN0-/AN0 bidirectional PORTA bit 0 digital I/O (TTL), comparators C1/C2 inverting input C12IN0-, and analog input 0.
3 RA1/C12IN1-/AN1 bidirectional PORTA bit 1 digital I/O (TTL), comparators C1/C2 inverting input C12IN1-, and analog input 1.
4 RA2/C2IN+/AN2/DACOUT/VREF- bidirectional PORTA bit 2 digital I/O (TTL), comparator C2 noninverting input, analog input 2, DAC reference output, and A/D low reference voltage input.
5 RA3/C1IN+/AN3/VREF+ bidirectional PORTA bit 3 digital I/O (TTL), comparator C1 noninverting input, analog input 3, and A/D high reference voltage input.
6 RA4/CCP5/C1OUT/SRQ/T0CKI bidirectional PORTA bit 4 digital I/O (Schmitt Trigger) shared with CCP5, comparator C1 output, SR latch Q output and Timer0 external clock input.
7 RA5/C2OUT/SRNQ/SS1/HLVDIN/AN4 bidirectional PORTA bit 5 digital I/O (TTL), comparator C2 output, SR latch output, MSSP1 SPI client select input, High/Low-Voltage Detect input, and analog input 4.
8 VSS power_in Ground reference for logic and I/O pins.
9 RA7/CLKI/OSC1 bidirectional PORTA bit 7 digital I/O, external clock source input, or oscillator crystal input (ST in RC mode, CMOS otherwise).
10 RA6/CLKO/OSC2 bidirectional PORTA bit 6 digital I/O, FOSC/4 clock output in RC mode, or oscillator crystal output.
11 RC0/P2B/T3CKI/T3G/T1CKI/SOSCO bidirectional PORTC bit 0 digital I/O with alternate P2B PWM output, Timer3 clock input and gate input, Timer1 clock input, and secondary oscillator output.
12 RC1/P2A/CCP2/SOSCI bidirectional PORTC bit 1 digital I/O with ECCP2 P2A PWM output, CCP2 capture/compare/PWM, and secondary oscillator input.
13 RC2/CTPLS/P1A/CCP1/T5CKI/AN14 bidirectional PORTC bit 2 digital I/O with CTMU pulse generator output, ECCP1 P1A/CCP1, Timer5 clock input, and analog input 14.
14 RC3/SCK1/SCL1/AN15 bidirectional PORTC bit 3 digital I/O, MSSP1 SPI clock or I2C clock, and analog input 15.
15 RC4/SDI1/SDA1/AN16 bidirectional PORTC bit 4 digital I/O, MSSP1 SPI data in or I2C data, and analog input 16.
16 RC5/SDO1/AN17 bidirectional PORTC bit 5 digital I/O, MSSP1 SPI data out, and analog input 17.
17 RC6/P3A/CCP3/TX1/CK1/AN18 bidirectional PORTC bit 6 digital I/O, EUSART1 asynchronous transmit or synchronous clock, alternate P3A/CCP3 pin, and analog input 18.
18 RC7/P3B/RX1/DT1/AN19 bidirectional PORTC bit 7 digital I/O, EUSART1 asynchronous receive or synchronous data, P3B PWM output, and analog input 19.
19 VSS power_in Ground reference for logic and I/O pins.
20 VDD power_in Positive supply for logic and I/O pins.
21 RB0/INT0/CCP4/FLT0/SRI/SS2/AN12 bidirectional PORTB bit 0 digital I/O (TTL) with external interrupt 0, CCP4, ECCP fault input, SR latch input, MSSP2 client select, and analog input 12.
22 RB1/INT1/P1C/SCK2/SCL2/C12IN3-/AN10 bidirectional PORTB bit 1 digital I/O (TTL) with external interrupt 1, P1C PWM output, MSSP2 SPI/I2C clock, comparator inverting input, and analog input 10.
23 RB2/INT2/CTED1/P1B/SDI2/SDA2/AN8 bidirectional PORTB bit 2 digital I/O (TTL) with external interrupt 2, CTMU edge 1 input, P1B PWM output, MSSP2 SPI data in/I2C data, and analog input 8.
24 RB3/CTED2/P2A/CCP2/SDO2/C12IN2-/AN9 bidirectional PORTB bit 3 digital I/O (TTL) with CTMU edge 2 input, P2A/CCP2 (alternate), MSSP2 SPI data out, comparator inverting input, and analog input 9.
25 RB4/IOC0/P1D/T5G/AN11 bidirectional PORTB bit 4 digital I/O (TTL) with interrupt-on-change, P1D PWM output, Timer5 gate input, and analog input 11.
26 RB5/IOC1/P2B/P3A/CCP3/T3CKI/T1G/AN13 bidirectional PORTB bit 5 digital I/O (TTL) with interrupt-on-change, default P2B/P3A/CCP3, alternate T3CKI, Timer1 gate input, and analog input 13.
27 RB6/IOC2/TX2/CK2/PGC bidirectional PORTB bit 6 digital I/O (TTL) with interrupt-on-change, EUSART2 transmit/clock, and In-Circuit Debugger/ICSP programming clock.
28 RB7/IOC3/RX2/DT2/PGD bidirectional PORTB bit 7 digital I/O (TTL) with interrupt-on-change, EUSART2 receive/data, and In-Circuit Debugger/ICSP programming data.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SSOP-28-208mil
Category Embedded Processors & Controllers
Pins 28

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage PIC18F2X/4XK22 VDD 2.3 5.5 V PIC18F2X/4XK22 417
RAM Data Retention Voltage VDR 1.5 V 417
VDD Start Voltage to ensure internal Power-on Reset VPOR 0.7 V See section on Power-on Reset for details 417
VDD Rise Rate to ensure internal Power-on Reset SVDD 0.05 V/ms See section on Power-on Reset for details 417
Brown-out Reset Voltage VBOR 1.75 1.9 2.05 V BORV<1:0> = 11 417
Brown-out Reset Voltage VBOR 2.05 2.2 2.35 V BORV<1:0> = 10 417
Brown-out Reset Voltage VBOR 2.35 2.5 2.65 V BORV<1:0> = 01 417
Brown-out Reset Voltage VBOR 2.65 2.85 3.05 V BORV<1:0> = 00 417
Sleep mode power-down current, max +85°C IPD 13 25 µA VDD = 2.3V, typ at +25°C, max at +85°C 418
Sleep mode power-down current, max +125°C IPD 13 35 µA VDD = 2.3V, typ at +25°C, max at +125°C 418
Sleep mode power-down current, max +85°C IPD 13 35 µA VDD = 5.0V, typ at +25°C, max at +85°C 418
Sleep mode power-down current, max +125°C IPD 13 50 µA VDD = 5.0V, typ at +25°C, max at +125°C 418
Watchdog Timer delta current ΔIPD 0.5 5 µA VDD = 5.0V, max at +85°C/+125°C 418
Brown-out Reset delta current ΔIPD 5.2 15 µA VDD = 5.0V, max at +85°C 418
Supply Current RC_RUN LFINTOSC 31 kHz IDD 19 55 µA -40°C, VDD = 5.0V, FOSC = 31 kHz 420
Supply Current RC_RUN MFINTOSC 500 kHz IDD 0.25 0.35 mA -40°C to +125°C, VDD = 5.0V, FOSC = 500 kHz 420
Supply Current RC_RUN HFINTOSC 1 MHz IDD 0.55 0.75 mA -40°C to +125°C, VDD = 5.0V, FOSC = 1 MHz 421
Supply Current RC_RUN HFINTOSC 16 MHz IDD 2.5 3.5 mA -40°C to +125°C, VDD = 5.0V, FOSC = 16 MHz 421
Supply Current RC_RUN HFINTOSC+PLL 64 MHz IDD 6.8 9.5 mA -40°C to +125°C, VDD = 5.0V, FOSC = 64 MHz 421
Ambient temperature under bias -40 125 °C 414
Storage temperature -65 150 °C 414
Voltage on any pin with respect to VSS (except VDD and MCLR) -0.3 V max is VDD + 0.3V 414
Voltage on MCLR with respect to VSS 0 11 V Note 2 414
Total power dissipation 1 W Note 1 414
Maximum current out of VSS pin 300 mA -40°C to +85°C 414
Maximum current out of VSS pin 125 mA +85°C to +125°C 414
Maximum current into VDD pin 200 mA -40°C to +85°C 414
Maximum current into VDD pin 85 mA +85°C to +125°C 414
Input clamp current IIK 20 mA VI < 0 or VI > VDD 414
Output clamp current IOK 20 mA VO < 0 or VO > VDD 414
Maximum current sunk by all ports 200 mA -40°C to +85°C 414
Operating temperature TA -40 125 °C Standard Operating Conditions 417

CAD (KiCad official)

  • Symbol: PIC18F25K22-I
  • Footprint: Package_SO:SSOP-28_5.3x10.2mm_P0.65mm
  • 3D model: SSOP-28-208mil (KiCad packages3D, STEP)
  • 3D model files: pic18f25k22-i-etched.step / pic18f25k22-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic18f25k22-i.step / pic18f25k22-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (539 pp, sha256 d0ba745eb6a13bdb, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF