component
PIC18F1320-I
Public Made by Adomby adom
Microchip Tech MICROCHIP, SOIC-18-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252
{
"slug": "pic18f1320-i",
"version": "0.1.0",
"type": "component",
"description": "Microchip Tech MICROCHIP, SOIC-18-300mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"embedded processors & controllers",
"pic18f1320-i",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"pic18f1320-i.kicad_sym",
"pic18f1320-i.kicad_mod",
"pic18f1320-i.glb",
"pic18f1320-i.step",
"pic18f1320-i.lbr",
"docs/hero.png",
"docs/pic18f1320-i-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"pic18f1320-i-hero.glb",
"pic18f1320-i-hero.overlay.json",
"pic18f1320-i-etched.glb"
],
"component": {
"mpn": "PIC18F1320-I",
"manufacturer": "Microchip Tech",
"package": "SOIC-18-300mil",
"pin_count": 18,
"category": "Embedded Processors & Controllers",
"subcategory": "MICROCHIP",
"datasheet": "https://ww1.microchip.com/downloads/en/DeviceDoc/30009605G.pdf",
"parts": {
"symbol": "pic18f1320-i.kicad_sym",
"footprint": "pic18f1320-i.kicad_mod",
"model_3d": "pic18f1320-i-hero.glb",
"model_3d_plain": "pic18f1320-i-etched.glb",
"model_3d_step": "pic18f1320-i-etched.step",
"model_3d_step_plain": "pic18f1320-i.step",
"lbr": "pic18f1320-i.lbr"
},
"distributor_links": {
"lcsc": "C219556"
},
"distributor_check": {
"checked_at": "2026-10-23T12:29:26Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "RA0/AN0",
"type": "bidirectional",
"description": "PORTA digital I/O (ST) or analog input 0."
},
{
"number": "2",
"name": "RA1/AN1/LVDIN",
"type": "bidirectional",
"description": "PORTA digital I/O (ST), analog input 1, or low-voltage detect input."
},
{
"number": "3",
"name": "RA4/T0CKI",
"type": "bidirectional",
"description": "Digital I/O (ST, open-drain when configured as output) or Timer0 external clock input."
},
{
"number": "4",
"name": "MCLR/VPP/RA5",
"type": "input",
"description": "Active-low Master Clear (Reset) input, programming voltage input (VPP), or digital input RA5 (RA5 available only when MCLR Reset is disabled)."
},
{
"number": "5",
"name": "VSS",
"type": "power_in",
"description": "Ground reference for logic and I/O pins."
},
{
"number": "6",
"name": "RA2/AN2/VREF-",
"type": "bidirectional",
"description": "PORTA digital I/O (ST), analog input 2, or A/D reference voltage (low) input."
},
{
"number": "7",
"name": "RA3/AN3/VREF+",
"type": "bidirectional",
"description": "PORTA digital I/O (ST), analog input 3, or A/D reference voltage (high) input."
},
{
"number": "8",
"name": "RB0/AN4/INT0",
"type": "bidirectional",
"description": "PORTB digital I/O (TTL, software-programmable weak pull-up), analog input 4, or external interrupt 0."
},
{
"number": "9",
"name": "RB1/AN5/TX/CK/INT1",
"type": "bidirectional",
"description": "PORTB digital I/O (TTL), analog input 5, EUSART asynchronous transmit, EUSART synchronous clock, or external interrupt 1."
},
{
"number": "10",
"name": "RB4/AN6/RX/DT/KBI0",
"type": "bidirectional",
"description": "PORTB digital I/O (TTL), analog input 6, EUSART asynchronous receive, EUSART synchronous data, or interrupt-on-change pin."
},
{
"number": "11",
"name": "RB5/PGM/KBI1",
"type": "bidirectional",
"description": "PORTB digital I/O (TTL), low-voltage ICSP programming enable pin, or interrupt-on-change pin."
},
{
"number": "12",
"name": "RB6/PGC/T1OSO/T13CKI/P1C/KBI2",
"type": "bidirectional",
"description": "PORTB digital I/O (TTL), in-circuit debugger and ICSP programming clock, Timer1 oscillator output, Timer1/Timer3 external clock, Enhanced CCP1/PWM output P1C, or interrupt-on-change pin."
},
{
"number": "13",
"name": "RB7/PGD/T1OSI/P1D/KBI3",
"type": "bidirectional",
"description": "PORTB digital I/O (TTL), in-circuit debugger and ICSP programming data, Timer1 oscillator input, Enhanced CCP1/PWM output P1D, or interrupt-on-change pin."
},
{
"number": "14",
"name": "VDD",
"type": "power_in",
"description": "Positive supply for logic and I/O pins (device operating range 2.0V to 5.5V)."
},
{
"number": "15",
"name": "OSC2/CLKO/RA6",
"type": "bidirectional",
"description": "Oscillator crystal output, CLKO (1/4 OSC1 frequency, instruction cycle rate) in RC, EC and INTRC modes, or general purpose I/O RA6."
},
{
"number": "16",
"name": "OSC1/CLKI/RA7",
"type": "bidirectional",
"description": "Oscillator crystal or external clock input (ST in RC mode, CMOS otherwise), or general purpose I/O RA7."
},
{
"number": "17",
"name": "RB2/P1B/INT2",
"type": "bidirectional",
"description": "PORTB digital I/O (TTL), Enhanced CCP1/PWM output P1B, or external interrupt 2."
},
{
"number": "18",
"name": "RB3/CCP1/P1A",
"type": "bidirectional",
"description": "PORTB digital I/O (TTL), capture 1 input/compare 1 output/PWM 1 output, or Enhanced CCP1/PWM output P1A."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-sonnet-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin numbers taken from the combined 'PDIP/SOIC' column of Table 1-2; the SOIC package drawing (18-le; The MPN 'PIC18F1320-I' has no package suffix. The datasheet marks SOIC as '/SO' and PDIP as '/P', so; Pin types are assigned from the datasheet's I/O/P classifications. Multiplexed pins are typed by the"
],
"pages_sent": 28,
"cost_usd": 0.2852,
"at": "2026-10-23T12:29:11"
},
"datasheet": {
"url": "https://ww1.microchip.com/downloads/en/DeviceDoc/30009605G.pdf",
"pages": 296,
"sha256": "0adbd66402bd530a",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 18,
"described": 18,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "pic18f1320-i.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
11.55,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "05ad7d4945131c76ec7b9448dd9cbb5376b56adcd564c58d93e50ca7870fab1f",
"checked": "2026-10-23",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "pic18f1320-i-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
11.55,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "0b000529498f3fc5e100563cdfae1645daed304ada4b945c095c0d6208f40f02",
"checked": "2026-10-23",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}