component
PIC16LF18425-I
Public Made by Adomby adom
Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229
{
"slug": "pic16lf18425-i",
"version": "0.1.0",
"type": "component",
"description": "Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"single chip microcomputer-microcontroller",
"pic16lf18425-i",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"pic16lf18425-i.kicad_sym",
"pic16lf18425-i.kicad_mod",
"pic16lf18425-i.glb",
"pic16lf18425-i.step",
"pic16lf18425-i.lbr",
"docs/hero.png",
"docs/pic16lf18425-i-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"pic16lf18425-i-hero.glb",
"pic16lf18425-i-hero.overlay.json",
"pic16lf18425-i-etched.glb"
],
"component": {
"mpn": "PIC16LF18425-I",
"manufacturer": "Microchip Tech",
"package": "SOIC-14",
"pin_count": 14,
"category": "Single Chip Microcomputer/Microcontroller",
"subcategory": "Microcontroller Units (MCUs/MPUs/SOCs)",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/05255fac391c3b434713c93360cc9e64.pdf",
"parts": {
"symbol": "pic16lf18425-i.kicad_sym",
"footprint": "pic16lf18425-i.kicad_mod",
"model_3d": "pic16lf18425-i-hero.glb",
"model_3d_plain": "pic16lf18425-i-etched.glb",
"model_3d_step": "pic16lf18425-i-etched.step",
"model_3d_step_plain": "pic16lf18425-i.step",
"lbr": "pic16lf18425-i.lbr"
},
"distributor_links": {
"lcsc": "C641040"
},
"distributor_check": {
"checked_at": "2026-10-23T18:14:12Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "deferred",
"error": "shared DigiKey quota guard: 887 calls left today"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "VDD",
"type": "power_in",
"description": "Positive supply voltage pin that must always be connected and decoupled with a 0.1 µF capacitor placed close to the pin."
},
{
"number": "2",
"name": "RA5",
"type": "bidirectional",
"description": "PORTA bit 5 general-purpose I/O with analog input ANA5, interrupt-on-change IOCA5 and weak pull-up; also CLKIN/OSC1/SOSCI, and default PPS input for T1CKI, T2IN, SMT1SIG and CLCIN3."
},
{
"number": "3",
"name": "RA4",
"type": "bidirectional",
"description": "PORTA bit 4 general-purpose I/O with analog input ANA4, interrupt-on-change IOCA4 and weak pull-up; also CLKOUT/OSC2/SOSCO, and default PPS input for T1G and SMT1WIN."
},
{
"number": "4",
"name": "RA3/MCLR/VPP",
"type": "input",
"description": "Input-only pin that works as PORTA bit 3 digital input or as Master Clear reset (MCLR) when enabled, and also serves as the programming voltage input (VPP) during high-voltage programming."
},
{
"number": "5",
"name": "RC5",
"type": "bidirectional",
"description": "PORTC bit 5 general-purpose I/O with analog input ANC5, interrupt-on-change IOCC5 and weak pull-up; default PPS input for CCP1IN, T3CKI, MDCARH, SDI2/SDA2 and RX1/DT1."
},
{
"number": "6",
"name": "RC4",
"type": "bidirectional",
"description": "PORTC bit 4 general-purpose I/O with analog input ANC4, interrupt-on-change IOCC4 and weak pull-up; default PPS input for T3G, SCK2/SCL2, CK1 and CLCIN1."
},
{
"number": "7",
"name": "RC3",
"type": "bidirectional",
"description": "PORTC bit 3 general-purpose I/O with analog input ANC3 and comparator inputs C1IN3-/C2IN3-, interrupt-on-change IOCC3 and weak pull-up; default PPS input for T5G, CCP2IN, SS1 and CLCIN0."
},
{
"number": "8",
"name": "RC2",
"type": "bidirectional",
"description": "PORTC bit 2 general-purpose I/O with analog input ANC2 and comparator inputs C1IN2-/C2IN2-, ADACT trigger and MDCARL, interrupt-on-change IOCC2 and weak pull-up."
},
{
"number": "9",
"name": "RC1",
"type": "bidirectional",
"description": "PORTC bit 1 general-purpose I/O with analog input ANC1 and comparator inputs C1IN1-/C2IN1-, interrupt-on-change IOCC1 and weak pull-up; default PPS input for T4IN, CCP4IN, SDI1/SDA1 and CLCIN2."
},
{
"number": "10",
"name": "RC0",
"type": "bidirectional",
"description": "PORTC bit 0 general-purpose I/O with analog input ANC0 and comparator input C2IN0+, interrupt-on-change IOCC0 and weak pull-up; default PPS input for T5CKI and SCK1/SCL1."
},
{
"number": "11",
"name": "RA2",
"type": "bidirectional",
"description": "PORTA bit 2 general-purpose I/O with analog input ANA2, ADCVREF-, DAC1VREF-, ZCD1, INT and interrupt-on-change IOCA2; default PPS input for T0CKI, CCP3IN, CWG1IN and CWG2IN."
},
{
"number": "12",
"name": "RA1/ICSPCLK",
"type": "bidirectional",
"description": "PORTA bit 1 general-purpose I/O with analog input ANA1, ADCVREF+, C1IN0-/C2IN0-, DAC1VREF+ and IOCA1; also ICSPCLK/ICDCLK in-circuit serial programming clock input; default PPS input for MDSRC."
},
{
"number": "13",
"name": "RA0/ICSPDAT",
"type": "bidirectional",
"description": "PORTA bit 0 general-purpose I/O with analog input ANA0, C1IN0+, DAC1OUT1 and IOCA0; also ICSPDAT/ICDDAT bidirectional in-circuit programming data pin; default PPS input for SS2."
},
{
"number": "14",
"name": "VSS",
"type": "power_in",
"description": "Ground reference pin that must always be connected."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-sonnet-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The MPN suffix -I does not state the package, so SOIC-14 comes from the package hint. The datasheet ; The pin descriptions combine the multiplexed functions from the allocation table. The datasheet text; The text does not state a pin type for each pin. The types are inferred. RA3/MCLR/VPP is classed as "
],
"pages_sent": 80,
"cost_usd": 0.5566,
"at": "2026-10-23T18:13:55"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/05255fac391c3b434713c93360cc9e64.pdf",
"pages": 708,
"sha256": "13718a8e0897d6f9",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 14,
"described": 14,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "pic16lf18425-i.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "3b9a775da256c8afcc28dcddfbc2eb3f266107fe61ce8446d96f2c52b6f44a70",
"checked": "2026-10-23",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "pic16lf18425-i-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.0,
8.7,
1.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "377e2ca7983535260135fcd1869a3c2476d1d0c1ce48b5974b05ef93556c0d44",
"checked": "2026-10-23",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}