component
PIC16LF1827-I
Public Made by Adomby adom
Microchip Tech Microcontrollers (MCU/MPU/SOC), SSOP-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 7d ago |
| viewers | 7d ago |
| package.json | 7d ago |
| page.json | 7d ago |
| pic16lf1827-i-etched.glb | 7d ago |
| pic16lf1827-i-etched.step | 7d ago |
| pic16lf1827-i-hero.glb | 7d ago |
| pic16lf1827-i-hero.overlay.json | 7d ago |
| pic16lf1827-i.glb | 7d ago |
| pic16lf1827-i.kicad_mod | 7d ago |
| pic16lf1827-i.kicad_sym | 7d ago |
| pic16lf1827-i.lbr | 7d ago |
| pic16lf1827-i.step | 7d ago |
| README.md | 7d ago |
PIC16LF1827-I
Microchip Tech · Microcontrollers (MCU/MPU/SOC) · SSOP-20-208mil
PIC16LF1827-I from Microchip Tech, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RA2 | bidirectional | General purpose I/O (TTL input, CMOS output) that can also serve as ADC channel AN2, capacitive sensing input CPS2, comparator C1/C2 inputs C12IN2- and C12IN+, ADC negative reference VREF-, or DAC voltage output DACOUT. |
| 2 | RA3 | bidirectional | General purpose I/O (TTL input, CMOS output) that can also serve as ADC channel AN3, ADC positive reference VREF+, capacitive sensing input CPS3, comparator C1 positive input C1IN+, comparator C1 output C1OUT, SR latch output SRQ, and CCP3 (PIC16(L)F1827 only). |
| 3 | RA4 | bidirectional | General purpose I/O (TTL input, CMOS output) that can also serve as ADC channel AN4, capacitive sensing input CPS4, Timer0 clock input T0CKI, comparator C2 output C2OUT, SR latch inverting output SRNQ, and CCP4 (PIC16(L)F1827 only). |
| 4 | RA5 | input | Input-only pin (its TRISA bit always reads 1) that functions as MCLR, master clear with internal pull-up, or as high-voltage programming input VPP, or as SS1 slave select input; the weak pull-up is always enabled when MCLR is enabled. |
| 5 | VSS | power_in | Ground reference for the device. |
| 6 | VSS | power_in | Ground reference for the device (second VSS pin on the 20-pin SSOP). |
| 7 | RB0 | bidirectional | General purpose I/O with individually controlled interrupt-on-change and individually enabled weak pull-up, that can also serve as INT external interrupt, Timer1 gate input T1G, CCP1/P1A, SR latch input SRI, or ECCP auto-shutdown fault input FLT0. |
| 8 | RB1 | bidirectional | General purpose I/O with individually controlled interrupt-on-change and individually enabled weak pull-up, that can also serve as ADC channel AN11, capacitive sensing input CPS11, USART RX/DT, I2C data SDA1, or SPI data input SDI1. |
| 9 | RB2 | bidirectional | General purpose I/O with individually controlled interrupt-on-change and individually enabled weak pull-up, that can also serve as ADC channel AN10, capacitive sensing input CPS10, modulator source input MDMIN, USART TX/CK/RX/DT, SPI data output SDO1, and SDA2/SDI2 (PIC16(L)F1827 only). |
| 10 | RB3 | bidirectional | General purpose I/O with individually controlled interrupt-on-change and individually enabled weak pull-up, that can also serve as ADC channel AN9, capacitive sensing input CPS9, modulator output MDOUT, CCP1, or PWM output P1A. |
| 11 | RB4 | bidirectional | General purpose I/O with individually controlled interrupt-on-change and individually enabled weak pull-up, that can also serve as ADC channel AN8, capacitive sensing input CPS8, I2C clock SCL1, SPI clock SCK1, or modulator carrier input MDCIN2. |
| 12 | RB5 | bidirectional | General purpose I/O with individually controlled interrupt-on-change and individually enabled weak pull-up, that can also serve as ADC channel AN7, capacitive sensing input CPS7, PWM output P1B, USART TX/CK, slave select input SS1, and SCL2/SCK2 (PIC16(L)F1827 only). |
| 13 | RB6 | bidirectional | General purpose I/O with individually controlled interrupt-on-change and individually enabled weak pull-up, that can also serve as ADC channel AN5, capacitive sensing input CPS5, Timer1 clock input T1CKI, Timer1 oscillator input T1OSI, PWM output P1C, CCP2/P2A (PIC16(L)F1827 only), or ICSP serial programming clock ICSPCLK. |
| 14 | RB7 | bidirectional | General purpose I/O with individually controlled interrupt-on-change and individually enabled weak pull-up, that can also serve as ADC channel AN6, capacitive sensing input CPS6, Timer1 oscillator output T1OSO, PWM output P1D, P2B (PIC16(L)F1827 only), modulator carrier input MDCIN1, or ICSP data I/O ICSPDAT. |
| 15 | VDD | power_in | Positive supply for the device. |
| 16 | VDD | power_in | Positive supply for the device (second VDD pin on the 20-pin SSOP). |
| 17 | RA6 | bidirectional | General purpose I/O (TTL input, CMOS output) that can also serve as OSC2 crystal/resonator connection (LP, XT, HS modes), CLKOUT (FOSC/4 output), CLKR clock reference output, PWM outputs P1D and P2B (PIC16(L)F1827 only), or SPI data output SDO1. |
| 18 | RA7 | bidirectional | General purpose I/O (TTL input, CMOS output) that can also serve as OSC1 crystal/resonator connection (LP, XT, HS modes), CLKIN external clock input (EC mode), PWM output P1C, or CCP2/P2A (PIC16(L)F1827 only). |
| 19 | RA0 | bidirectional | General purpose I/O (TTL input, CMOS output) that can also serve as ADC channel AN0, capacitive sensing input CPS0, comparator C1/C2 negative input C12IN0-, or SPI data output SDO2 (PIC16(L)F1827 only). |
| 20 | RA1 | bidirectional | General purpose I/O (TTL input, CMOS output) that can also serve as ADC channel AN1, capacitive sensing input CPS1, comparator C1/C2 negative input C12IN1-, or SPI slave select input SS2 (PIC16(L)F1827 only). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SSOP-20-208mil |
| Category | Embedded Processors & Controllers |
| Pins | 20 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Ambient temperature under bias | -40 | 125 | °C | 339 | |||
| Storage temperature | -65 | 150 | °C | 339 | |||
| Voltage on VDD with respect to VSS, PIC16LF1826/27 | -0.3 | 4 | V | 339 | |||
| Voltage on MCLR with respect to VSS | -0.3 | 9 | V | 339 | |||
| Voltage on all other pins with respect to VSS | -0.3 | V | max printed as (VDD + 0.3V) | 339 | |||
| Maximum current out of VSS pin, industrial | 396 | mA | -40°C ≤ TA ≤ +85°C | 339 | |||
| Maximum current into VDD pin, industrial | 292 | mA | -40°C ≤ TA ≤ +85°C | 339 | |||
| Clamp current | IK | 20 | mA | VPIN < 0 or VPIN > VDD | 339 | ||
| Maximum output current sunk by any I/O pin | 25 | mA | 339 | ||||
| Maximum output current sourced by any I/O pin | 25 | mA | 339 | ||||
| Operating temperature, industrial | TA | -40 | 85 | °C | Industrial (-I) | 342 | |
| VDD supply voltage, PIC16LF1826/27 | VDD | 1.8 | 3.6 | V | FOSC ≤ 16 MHz | 342 | |
| VDD supply voltage, PIC16LF1826/27 | VDD | 2.5 | 3.6 | V | FOSC ≤ 32 MHz (PLL required) | 342 | |
| RAM data retention voltage, PIC16LF1826/27 | VDR | 1.5 | V | Device in Sleep mode | 342 | ||
| VDD rise rate to ensure internal Power-on Reset signal | SVDD | 0.05 | V/ms | See Section 7.1 Power-on Reset (POR) | 342 | ||
| Fixed Voltage Reference voltage for ADC | VADFVR | -8 | 6 | % | 1.024V, VDD ≥ 2.5V | 342 | |
| Fixed Voltage Reference voltage for Comparator and DAC | VCDAFVR | -11 | 7 | % | 1.024V, VDD ≥ 2.5V | 342 | |
| Supply current, LP oscillator mode | IDD | 7 | 13 | µA | FOSC = 32 kHz, -40°C to +85°C, VDD 1.8V | 344 | |
| Supply current, LP oscillator mode | IDD | 9 | 16 | µA | FOSC = 32 kHz, -40°C to +85°C, VDD 3.0V | 344 | |
| Supply current, XT oscillator mode | IDD | 110 | 200 | µA | FOSC = 1 MHz, VDD 1.8V | 344 | |
| Supply current, XT oscillator mode | IDD | 200 | 400 | µA | FOSC = 1 MHz, VDD 3.0V | 344 | |
| Supply current, XT oscillator mode | IDD | 290 | 475 | µA | FOSC = 4 MHz, VDD 1.8V | 344 | |
| Supply current, XT oscillator mode | IDD | 600 | 900 | µA | FOSC = 4 MHz, VDD 3.0V | 344 | |
| Supply current, EC oscillator low-power mode | IDD | 40 | 80 | µA | FOSC = 500 kHz, VDD 1.8V | 344 | |
| Supply current, EC oscillator low-power mode | IDD | 70 | 120 | µA | FOSC = 500 kHz, VDD 3.0V | 344 | |
| Supply current, EC oscillator medium-power mode | IDD | 260 | 475 | µA | FOSC = 4 MHz, VDD 1.8V | 345 | |
| Supply current, EC oscillator medium-power mode | IDD | 550 | 800 | µA | FOSC = 4 MHz, VDD 3.0V | 345 | |
| Supply current, LFINTOSC mode | IDD | 3.6 | 10 | µA | FOSC = 31 kHz, VDD 1.8V | 345 | |
| Supply current, LFINTOSC mode | IDD | 7 | 15 | µA | FOSC = 31 kHz, VDD 3.0V | 345 | |
| Supply current, MFINTOSC mode | IDD | 110 | 210 | µA | FOSC = 500 kHz, VDD 1.8V | 345 | |
| Supply current, MFINTOSC mode | IDD | 150 | 250 | µA | FOSC = 500 kHz, VDD 3.0V | 345 | |
| Supply current, HFINTOSC mode | IDD | 0.8 | 1.5 | mA | FOSC = 8 MHz, VDD 1.8V | 345 | |
| Supply current, HFINTOSC mode | IDD | 1.3 | 2.4 | mA | FOSC = 8 MHz, VDD 3.0V | 345 | |
| Supply current, HFINTOSC mode | IDD | 1.2 | 2.5 | mA | FOSC = 16 MHz, VDD 1.8V | 345 | |
| Supply current, HFINTOSC mode | IDD | 2.5 | 3.75 | mA | FOSC = 16 MHz, VDD 3.0V | 345 | |
| Power-down base current, WDT, BOR, FVR, T1OSC disabled, all peripherals inactive | IPD | 0.02 | 1 | µA | Max at +85°C, VDD 1.8V | 347 | |
| Power-down base current, WDT, BOR, FVR, T1OSC disabled, all peripherals inactive | IPD | 0.03 | 1.1 | µA | Max at +85°C, VDD 3.0V | 347 | |
| BOR current | IPD | 8.1 | 14 | µA | Max at +85°C, VDD 3.0V (Note 1) | 347 | |
| Weak pull-up current | IPUR | 25 | 100 | 200 | µA | VDD = 3.3V, VPIN = VSS | 350 |
| Output low voltage, I/O ports | VOL | 0.6 | V | IOL = 6mA, VDD = 3.3V | 350 | ||
| MCLR pulse width (low) | TMCL | 2 | µs | 359 | |||
| Low-power watchdog timer time-out period (no prescaler) | TWDTLP | 10 | 16 | 27 | ms | VDD = 3.3V-5V, 1:16 prescaler used | 359 |
| Power-up timer period, PWRTE = 0 | TPWRT | 40 | 65 | 140 | ms | PWRTE = 0 | 359 |
| I/O high-impedance from MCLR low or watchdog timer reset | TIOZ | 2 | µs | 359 | |||
| Brown-out Reset voltage | VBOR | 2.38 | 2.5 | 2.73 | V | BORV = 2.5V | 359 |
| Brown-out Reset voltage | VBOR | 1.8 | 1.9 | 2.11 | V | BORV = 1.9V | 359 |
| Brown-out Reset hysteresis | VHYST | 0 | 25 | 50 | mV | -40°C to +85°C | 359 |
| ADC integral error | EIL | -1.7 | 1.7 | LSb | VREF = 3.0V | 361 | |
| A/D clock period, TOSC-based | TAD | 1 | 9 | µs | TOSC-based | 361 | |
| Comparator input offset voltage, high power mode | Vioff | -60 | 7.5 | 60 | mV | High Power Mode | 363 |
| PLL oscillator frequency range (FOSC) | FOSC | 4 | 8 | MHz | 355 | ||
| Junction-to-ambient thermal resistance, 20-pin SSOP | JA | 89.3 | C/W | 20-pin SSOP package | 352 | ||
| Junction-to-case thermal resistance, 20-pin SSOP | JC | 31.1 | C/W | 20-pin SSOP package | 352 | ||
| Maximum junction temperature | TJMAX | 150 | C | 352 |
CAD (KiCad official)
- Symbol:
PIC16LF1827-I - Footprint:
Package_SO:SSOP-20_5.3x7.2mm_P0.65mm - 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
- 3D model files:
pic16lf1827-i-etched.step/pic16lf1827-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pic16lf1827-i.step/pic16lf1827-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (406 pp, sha256
0e7915da61b6eca2, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).