component
PIC16LF1507-I
Public Made by Adomby adom
Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), SSOP-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265
{
"slug": "pic16lf1507-i",
"version": "0.1.0",
"type": "component",
"description": "Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), SSOP-20-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"single chip microcomputer-microcontroller",
"pic16lf1507-i",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"pic16lf1507-i.kicad_sym",
"pic16lf1507-i.kicad_mod",
"pic16lf1507-i.glb",
"pic16lf1507-i.step",
"pic16lf1507-i.lbr",
"docs/hero.png",
"docs/pic16lf1507-i-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"pic16lf1507-i-hero.glb",
"pic16lf1507-i-hero.overlay.json",
"pic16lf1507-i-etched.glb"
],
"component": {
"mpn": "PIC16LF1507-I",
"manufacturer": "Microchip Tech",
"package": "SSOP-20-208mil",
"pin_count": 20,
"category": "Single Chip Microcomputer/Microcontroller",
"subcategory": "Microcontroller Units (MCUs/MPUs/SOCs)",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/a213ec8a36e238d7a41d2cd2f8835fea.pdf",
"parts": {
"symbol": "pic16lf1507-i.kicad_sym",
"footprint": "pic16lf1507-i.kicad_mod",
"model_3d": "pic16lf1507-i-hero.glb",
"model_3d_plain": "pic16lf1507-i-etched.glb",
"model_3d_step": "pic16lf1507-i-etched.step",
"model_3d_step_plain": "pic16lf1507-i.step",
"lbr": "pic16lf1507-i.lbr"
},
"distributor_links": {
"lcsc": "C639338"
},
"distributor_check": {
"checked_at": "2026-10-23T12:29:19Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "no match"
},
"mouser": {
"pn": null,
"status": "no match"
}
},
"pins": [
{
"number": "1",
"name": "VDD",
"type": "power_in",
"description": "Positive supply; PIC16LF1507 operates from 1.8V to 3.6V."
},
{
"number": "2",
"name": "RA5",
"type": "bidirectional",
"description": "General purpose I/O with CLKIN (external clock input, EC mode), T1CKI Timer1 clock input and NCO1CLK input; interrupt-on-change and weak pull-up."
},
{
"number": "3",
"name": "RA4",
"type": "bidirectional",
"description": "General purpose I/O with AN3 A/D channel input, CLKOUT (FOSC/4 output) and T1G Timer1 gate input; interrupt-on-change and weak pull-up."
},
{
"number": "4",
"name": "RA3",
"type": "input",
"description": "Input-only pin shared with MCLR (Master Clear with internal pull-up), VPP programming voltage and CLC1IN0 logic cell input."
},
{
"number": "5",
"name": "RC5",
"type": "bidirectional",
"description": "General purpose I/O with PWM1 output, CLC1 output (alternate via APFCON) and CWG1A primary output."
},
{
"number": "6",
"name": "RC4",
"type": "bidirectional",
"description": "General purpose I/O with CLC2IN1 logic cell input and CWG1B complementary output."
},
{
"number": "7",
"name": "RC3",
"type": "bidirectional",
"description": "General purpose I/O with AN7 A/D channel input, PWM2 output and CLC2IN0 input."
},
{
"number": "8",
"name": "RC6",
"type": "bidirectional",
"description": "General purpose I/O with AN8 A/D channel input and NCO1 output (alternate via APFCON)."
},
{
"number": "9",
"name": "RC7",
"type": "bidirectional",
"description": "General purpose I/O with AN9 A/D channel input and CLC1IN1 logic cell input."
},
{
"number": "10",
"name": "RB7",
"type": "bidirectional",
"description": "General purpose I/O with interrupt-on-change and weak pull-up."
},
{
"number": "11",
"name": "RB6",
"type": "bidirectional",
"description": "General purpose I/O with interrupt-on-change and weak pull-up."
},
{
"number": "12",
"name": "RB5",
"type": "bidirectional",
"description": "General purpose I/O with AN11 A/D channel input; interrupt-on-change and weak pull-up."
},
{
"number": "13",
"name": "RB4",
"type": "bidirectional",
"description": "General purpose I/O with AN10 A/D channel input; interrupt-on-change and weak pull-up."
},
{
"number": "14",
"name": "RC2",
"type": "bidirectional",
"description": "General purpose I/O with AN6 A/D channel input."
},
{
"number": "15",
"name": "RC1",
"type": "bidirectional",
"description": "General purpose I/O with AN5 A/D channel input, PWM4 output and NCO1 output (default pin)."
},
{
"number": "16",
"name": "RC0",
"type": "bidirectional",
"description": "General purpose I/O with AN4 A/D channel input and CLC2 output."
},
{
"number": "17",
"name": "RA2",
"type": "bidirectional",
"description": "General purpose I/O with AN2, T0CKI Timer0 clock input, INT external interrupt, PWM3 output, CLC1 output (default) and CWG1FLT fault input."
},
{
"number": "18",
"name": "RA1",
"type": "bidirectional",
"description": "General purpose I/O with AN1 A/D channel input, VREF+ A/D positive reference input and ICSPCLK serial programming clock."
},
{
"number": "19",
"name": "RA0",
"type": "bidirectional",
"description": "General purpose I/O with AN0 A/D channel input and ICSPDAT ICSP data I/O."
},
{
"number": "20",
"name": "VSS",
"type": "power_in",
"description": "Ground reference."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-sonnet-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Pin numbers for the 20-pin PDIP/SOIC/SSOP come from the allocation table on page 4 (Table 1). The pa; Table 1-2 labels RC7's second analog function as AN8, but Table 1 and the register definitions give ; The datasheet shows RA2 CLC1 and RC1 NCO1 as default pins and RC5 CLC1 and RC6 NCO1 as APFCON altern",
"5/20 pins cited to the wrong page (name found elsewhere): ['6:RC4@p9', '13:RB4@p9', '17:RA2@p9', '19:RA0@p9']"
],
"pages_sent": 66,
"cost_usd": 0.4577,
"at": "2026-10-23T12:29:02"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/a213ec8a36e238d7a41d2cd2f8835fea.pdf",
"pages": 278,
"sha256": "8e22411ac2125ee1",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 20,
"described": 20,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "pic16lf1507-i.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7.8,
7.2,
2.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "c9a01a276d0b4d9561efd58f2fcee56f52c1b6ab464ea7a0380cab4e87a924e6",
"checked": "2026-10-23",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "pic16lf1507-i-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
7.8,
7.2,
2.1
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "be729f9b376783bc1c0ffe5e40608d867a5e8f051256b6beb66e0a903030cc23",
"checked": "2026-10-23",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}