main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 1d ago
viewers pic16f54-i: viewers · Ray 1d ago
package.json Publish 0.1.0 · Ray 1d ago
page.json Set visibility: public · Ray 1d ago
pic16f54-i-etched.glb Publish 0.1.0 · Ray 1d ago
pic16f54-i-etched.step pic16f54-i: factory component page (tier=lcsc) · Ray 1d ago
pic16f54-i-hero.glb pic16f54-i: hero GLB from the etched model (keeps the MPN mark) · Ray 1d ago
pic16f54-i-hero.overlay.json Publish 0.1.0 · Ray 1d ago
pic16f54-i.glb Publish 0.1.0 · Ray 1d ago
pic16f54-i.kicad_mod Publish 0.1.0 · Ray 1d ago
pic16f54-i.kicad_sym Publish 0.1.0 · Ray 1d ago
pic16f54-i.lbr Publish 0.1.0 · Ray 1d ago
pic16f54-i.step Publish 0.1.0 · Ray 1d ago
README.md Publish 0.1.0 · Ray 1d ago

PIC16F54-I

Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · SOIC-18-300mil

PIC16F54-I from Microchip Tech, in a SOIC-18-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RA2 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.
2 RA3 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.
3 T0CKI input Clock input to Timer0; must be tied to VSS or VDD if not in use to reduce current consumption.
4 MCLR/VPP input Active-low Reset to device; voltage on the MCLR/VPP pin must not exceed VDD to avoid unintended entering of Programming mode.
5 VSS power_in Ground reference for logic and I/O pins.
6 RB0 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.
7 RB1 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.
8 RB2 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.
9 RB3 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.
10 RB4 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.
11 RB5 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.
12 RB6/ICSPCLK bidirectional Bidirectional I/O pin; serves as the programming clock (ICSPCLK, Schmitt Trigger input) in Program/Verify mode.
13 RB7/ICSPDAT bidirectional Bidirectional I/O pin; serves as the serial programming data (ICSPDAT) I/O in Program/Verify mode.
14 VDD power_in Positive supply for logic and I/O pins.
15 OSC2/CLKOUT passive Crystal oscillator output in XT/HS/LP modes; in RC mode outputs CLKOUT, which has 1/4 the frequency of OSC1.
16 OSC1/CLKIN input Oscillator crystal input, or external clock source input.
17 RA0 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.
18 RA1 bidirectional Bidirectional I/O pin with TTL input and CMOS output levels.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-18-300mil
Category Single Chip Microcomputer/Microcontroller
Pins 18

CAD (KiCad official)

  • Symbol: PIC16F54-I
  • Footprint: Package_SO:SOIC-18W_7.5x11.6mm_P1.27mm
  • 3D model: SOIC-18-300mil (KiCad packages3D, STEP)
  • 3D model files: pic16f54-i-etched.step / pic16f54-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic16f54-i.step / pic16f54-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (88 pp, sha256 9bbebc365e114e33, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF