Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PIC16F18324-I

Microchip Tech · MICROCHIP · SOIC-14

PIC16F18324-I from Microchip Tech, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Positive supply; the device operates from 2.3V to 5.5V on PIC16F18324 and must be decoupled with a 0.1 µF capacitor.
2 RA5 bidirectional General purpose I/O RA5 shared with ANA5, T1CKI, SOSCIN/SOSCI, CLCIN3, CLKIN and OSC1 crystal/resonator input.
3 RA4 bidirectional General purpose I/O RA4 shared with ANA4, T1G, SOSCO, CLKOUT (FOSC/4) and OSC2 crystal/resonator connection.
4 RA3 input Input-only RA3 that serves as MCLR master clear with internal weak pull-up or as the VPP high-voltage programming input.
5 RC5 bidirectional General purpose I/O RC5 shared with ANC5, MDCIN2, T3CKI, CCP1 and RX (EUSART asynchronous input).
6 RC4 bidirectional General purpose I/O RC4 shared with ANC4, T3G and CLCIN1.
7 RC3 bidirectional General purpose I/O RC3 shared with ANC3, C1IN3-/C2IN3-, MDMIN, T5G, CCP2, SS1 and CLCIN0.
8 RC2 bidirectional General purpose I/O RC2 shared with ANC2, C1IN2-/C2IN2- and MDCIN1.
9 RC1 bidirectional General purpose I/O RC1 shared with ANC1, C1IN1-/C2IN1-, CCP4, SDI1, SDA1 (I2C data) and CLCIN2.
10 RC0 bidirectional General purpose I/O RC0 shared with ANC0, C2IN0+, T5CKI, SCK1 and SCL1 (I2C clock).
11 RA2 bidirectional General purpose I/O RA2 shared with ANA2, VREF-, DAC1REF-, T0CKI, CCP3, CWG1IN, CWG2IN and INT external interrupt.
12 RA1 bidirectional General purpose I/O RA1 shared with ANA1, VREF+, C1IN0-/C2IN0-, DAC1REF+, and ICSPCLK/ICDCLK programming and debug clock.
13 RA0 bidirectional General purpose I/O RA0 shared with ANA0, C1IN0+, DAC1OUT, and ICSPDAT/ICDDAT programming and debug data.
14 VSS power_in Ground reference.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-14
Category Embedded Processors & Controllers
Pins 14

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing PPS BODY RxyPPS 276

CAD (KiCad official)

  • Symbol: PIC16F18324-I
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: pic16f18324-i-etched.step / pic16f18324-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic16f18324-i.step / pic16f18324-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (490 pp, sha256 680e81b2a014f78f, retrieved 2026-10-23, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF