Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PIC16F1509-I

Microchip Tech · Microcontrollers (MCU/MPU/SOC) · QFN-20-EP(4x4)

PIC16F1509-I from Microchip Tech, in a QFN-20-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RA3/MCLR/VPP/CLC1IN0/T1G/SS input Input-only pin (TRIS always reads 1) that serves as MCLR, an active-low Master Clear with internal pull-up, and as VPP programming voltage (high voltage).
2 RC5 bidirectional General purpose I/O that can also carry the PWM1 output, the CLC1 output and the CWG1A primary output.
3 RC4 bidirectional General purpose I/O that can also carry the Comparator 2 output C2OUT, the CLC2IN1 input, the CLC4 output and the CWG1B complementary output.
4 RC3 bidirectional General purpose I/O that can also serve as ADC channel AN7, comparator negative inputs C1IN3- and C2IN3-, the PWM2 output and the CLC2IN0 input.
5 RC6 bidirectional General purpose I/O that can also serve as ADC channel AN8, the NCO1 output, the CLC3IN1 input and the SPI slave select input SS.
6 RC7/AN9/CLC1IN1/SDO bidirectional General purpose I/O that can also serve as ADC channel AN9, the CLC1IN1 input and the SPI data output SDO.
7 RB7/CLC3/TX/CK bidirectional General purpose I/O that can also carry the CLC3 output and the EUSART asynchronous transmit TX or synchronous clock CK.
8 RB6/SCL/SCK bidirectional General purpose I/O that can also serve as the I2C clock SCL (open-drain) and the SPI clock SCK.
9 RB5/AN11/CLC4IN0/RX/DT bidirectional General purpose I/O that can also serve as ADC channel AN11, the CLC4IN0 input, the EUSART asynchronous receive RX and the synchronous data DT.
10 RB4/AN10/CLC3IN0/SDA/SDI bidirectional General purpose I/O that can also serve as ADC channel AN10, the CLC3IN0 input, the I2C data SDA (open-drain) and the SPI data input SDI.
11 RC2/AN6/C1IN2-/C2IN2- bidirectional General purpose I/O that can also serve as ADC channel AN6 and comparator negative inputs C1IN2- and C2IN2-.
12 RC1 bidirectional General purpose I/O that can also serve as ADC channel AN5, comparator negative inputs C1IN1- and C2IN1-, the PWM4 output and the NCO1 output (default pin).
13 RC0/AN4/CLC2/C2IN+ bidirectional General purpose I/O that can also serve as ADC channel AN4, the CLC2 output and the Comparator 2 positive input C2IN+.
14 RA2 bidirectional General purpose I/O that can also serve as ADC channel AN2, the C1OUT comparator output, the DAC1OUT2 analog output, the Timer0 clock T0CKI, the external interrupt INT, the PWM3 output, the CLC1 output (alternate pin RC5) and the CWG1 fault input CWG1FLT.
15 RA1/ICSPCLK bidirectional General purpose I/O that can also serve as ADC channel AN1, the ADC positive voltage reference VREF+, the CLC4IN1 input, comparator negative inputs C1IN0- and C2IN0-, and the ICSP programming clock ICSPCLK / in-circuit debug clock ICDCLK.
16 RA0/ICSPDAT bidirectional General purpose I/O that can also serve as ADC channel AN0, the Comparator 1 positive input C1IN+, the DAC1OUT1 analog output, and the ICSP data ICSPDAT / in-circuit debug data ICDDAT.
17 VSS power_in Ground reference for the device; the datasheet recommends the exposed bottom pad also be connected to VSS.
18 VDD power_in Positive supply pin for the device.
19 RA5 bidirectional General purpose I/O that can also serve as the external clock input CLKIN in EC mode, the Timer1 clock input T1CKI, the NCO1 clock source NCO1CLK, and the secondary oscillator input SOSCI.
20 RA4 bidirectional General purpose I/O that can also serve as ADC channel AN3, the secondary oscillator output SOSCO, the FOSC/4 clock output CLKOUT, and the Timer1 gate input T1G.
21 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package QFN-20-EP(4x4)
Category Embedded Processors & Controllers
Pins 21

CAD (KiCad official)

  • Symbol: PIC16F1509-I
  • Footprint: Package_DFN_QFN:QFN-20-1EP_4x4mm_P0.5mm_EP2.5x2.5mm
  • 3D model: QFN-20-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: pic16f1509-i-etched.step / pic16f1509-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic16f1509-i.step / pic16f1509-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (401 pp, sha256 e20039190e4bde55, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF