main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers pic16f1503t-i: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
pic16f1503t-i-etched.glb Publish 0.1.0 · Ray 9d ago
pic16f1503t-i-etched.step pic16f1503t-i: factory component page (tier=lcsc) · Ray 9d ago
pic16f1503t-i-hero.glb pic16f1503t-i: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
pic16f1503t-i-hero.overlay.json Publish 0.1.0 · Ray 9d ago
pic16f1503t-i.glb Publish 0.1.0 · Ray 9d ago
pic16f1503t-i.kicad_mod Publish 0.1.0 · Ray 9d ago
pic16f1503t-i.kicad_sym Publish 0.1.0 · Ray 9d ago
pic16f1503t-i.lbr Publish 0.1.0 · Ray 9d ago
pic16f1503t-i.step Publish 0.1.0 · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago

PIC16F1503T-I

Microchip Tech · Microcontrollers (MCU/MPU/SOC) · SOIC-14

PIC16F1503T-I from Microchip Tech, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Positive supply; operating range is 2.3V to 5.5V for PIC16F1503 (1.8V to 3.6V for PIC16LF1503).
2 RA5 bidirectional PORTA general purpose I/O (TTL input, CMOS output); also CLKIN external clock input in EC mode, T1CKI, NCO1CLK and CLC1IN1.
3 RA4 bidirectional PORTA general purpose I/O (TTL input, CMOS output); also AN3, NCO1, SDO, CLKOUT (FOSC/4) and T1G.
4 RA3 input Input-only general purpose pin; also MCLR (Master Clear with internal pull-up), VPP programming voltage and CLC1IN0, T1G, SS.
5 RC5 bidirectional PORTC general purpose I/O (TTL input, CMOS output); also PWM1, CLC1 output and CWG1A primary output.
6 RC4 bidirectional PORTC general purpose I/O (TTL input, CMOS output); also C2OUT, CLC2IN1 and CWG1B complementary output.
7 RC3 bidirectional PORTC general purpose I/O (TTL input, CMOS output); also AN7, C1IN3-, C2IN3-, PWM2, CLC2IN0 and SS.
8 RC2 bidirectional PORTC general purpose I/O (TTL input, CMOS output); also AN6, C1IN2-, C2IN2- and SDO.
9 RC1 bidirectional PORTC general purpose I/O (TTL input, CMOS output); also AN5, C1IN1-, C2IN1-, PWM4, NCO1, SDA and SDI.
10 RC0 bidirectional PORTC general purpose I/O (TTL input, CMOS output); also AN4, C2IN+, CLC2, SCL and SCK.
11 RA2 bidirectional PORTA general purpose I/O (Schmitt trigger input, CMOS output); also AN2, C1OUT, DACOUT2, T0CKI, INT, PWM3, CLC1 output and CWG1FLT fault input.
12 RA1 bidirectional PORTA general purpose I/O (TTL input, CMOS output); also AN1, VREF+, C1IN0-, C2IN0- and ICSPCLK serial programming clock.
13 RA0 bidirectional PORTA general purpose I/O (TTL input, CMOS output); also AN0, C1IN+, DACOUT1 and ICSPDAT serial programming data I/O.
14 VSS power_in Ground reference for the device.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-14
Category Embedded Processors & Controllers
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Ambient temperature under bias -40 125 °C 265
Storage temperature -65 150 °C 265
Voltage on VDD pin with respect to VSS VDD -0.3 6.5 V PIC16F1503 265
Voltage on MCLR pin with respect to VSS -0.3 9 V 265
Voltage on all other pins with respect to VSS -0.3 V max printed as VDD + 0.3 V 265
Maximum current on VSS pin 250 mA -40°C ≤ TA ≤ +85°C 265
Maximum current on VSS pin 85 mA +85°C ≤ TA ≤ +125°C 265
Maximum current on VDD pin 250 mA -40°C ≤ TA ≤ +85°C 265
Maximum current on VDD pin 85 mA +85°C ≤ TA ≤ +125°C 265
Current sunk by any standard I/O pin IOL 50 mA 265
Current sourced by any standard I/O pin IOH 50 mA 265
Clamp current IK 20 mA VPIN < 0 or VPIN > VDD 265
Operating ambient temperature range, industrial TA -40 85 °C Industrial temperature 266
Supply voltage VDD VDD 2.3 5.5 V FOSC ≤ 16 MHz 268
Supply voltage VDD VDD 2.5 5.5 V FOSC ≤ 20 MHz 268
RAM data retention voltage VDR 1.7 V Device in Sleep mode 268
VDD rise rate SVDD 0.05 V/ms Ensures that the Power-on Reset signal is released properly 268
Fixed voltage reference voltage, 1x gain (1.024 V nominal) VFVR -4 4 % VDD ≥ 2.5V, -40°C ≤ TA ≤ +85°C 268
Fixed voltage reference voltage, 2x gain (2.048 V nominal) VFVR -3 7 % VDD ≥ 2.5V, -40°C ≤ TA ≤ +85°C 268
Supply current IDD, ECM 1 MHz, Medium Power mode IDD 65 110 µA FOSC = 1 MHz, External Clock (ECM), Medium Power mode; VDD 2.3 V 270
Supply current IDD, ECM 1 MHz, Medium Power mode IDD 85 140 µA FOSC = 1 MHz, External Clock (ECM), Medium Power mode; VDD 3.0 V 270
Supply current IDD, ECM 1 MHz, Medium Power mode IDD 115 190 µA FOSC = 1 MHz, External Clock (ECM), Medium Power mode; VDD 5.0 V 270
Supply current IDD, ECM 4 MHz, Medium Power mode IDD 180 270 µA FOSC = 4 MHz, External Clock (ECM), Medium Power mode; VDD 2.3 V 270
Supply current IDD, ECM 4 MHz, Medium Power mode IDD 240 365 µA FOSC = 4 MHz, External Clock (ECM), Medium Power mode; VDD 3.0 V 270
Supply current IDD, ECM 4 MHz, Medium Power mode IDD 295 460 µA FOSC = 4 MHz, External Clock (ECM), Medium Power mode; VDD 5.0 V 270
Supply current IDD, LFINTOSC 31 kHz IDD 13 28 µA FOSC = 31 kHz, LFINTOSC, -40°C ≤ TA ≤ +85°C; VDD 2.3 V 270
Supply current IDD, LFINTOSC 31 kHz IDD 15 30 µA FOSC = 31 kHz, LFINTOSC, -40°C ≤ TA ≤ +85°C; VDD 3.0 V 270
Supply current IDD, LFINTOSC 31 kHz IDD 17 36 µA FOSC = 31 kHz, LFINTOSC, -40°C ≤ TA ≤ +85°C; VDD 5.0 V 270
Supply current IDD, HFINTOSC 500 kHz IDD 270 450 µA FOSC = 500 kHz, HFINTOSC; VDD 2.3 V 270
Supply current IDD, HFINTOSC 500 kHz IDD 300 500 µA FOSC = 500 kHz, HFINTOSC; VDD 3.0 V 270
Supply current IDD, HFINTOSC 500 kHz IDD 350 620 µA FOSC = 500 kHz, HFINTOSC; VDD 5.0 V 270
Supply current IDD, HFINTOSC 8 MHz IDD 530 750 µA FOSC = 8 MHz, HFINTOSC; VDD 2.3 V 270
Supply current IDD, HFINTOSC 8 MHz IDD 660 1100 µA FOSC = 8 MHz, HFINTOSC; VDD 3.0 V 270
Supply current IDD, HFINTOSC 8 MHz IDD 730 1200 µA FOSC = 8 MHz, HFINTOSC; VDD 5.0 V 270
Supply current IDD, HFINTOSC 16 MHz IDD 780 1200 µA FOSC = 16 MHz, HFINTOSC; VDD 2.3 V 270
Supply current IDD, HFINTOSC 16 MHz IDD 1000 1550 µA FOSC = 16 MHz, HFINTOSC; VDD 3.0 V 270
Supply current IDD, HFINTOSC 16 MHz IDD 1090 1700 µA FOSC = 16 MHz, HFINTOSC; VDD 5.0 V 270
Supply current IDD, ECH 20 MHz, High-Power mode IDD 1060 1600 µA FOSC = 20 MHz, External Clock (ECH), High-Power mode; VDD 3.0 V 271
Supply current IDD, ECH 20 MHz, High-Power mode IDD 1220 1800 µA FOSC = 20 MHz, External Clock (ECH), High-Power mode; VDD 5.0 V 271
Supply current IDD, ECL 32 kHz, Low-Power mode IDD 13 28 µA FOSC = 32 kHz, External Clock (ECL), Low-Power mode; VDD 2.3 V 271
Supply current IDD, ECL 32 kHz, Low-Power mode IDD 15 31 µA FOSC = 32 kHz, External Clock (ECL), Low-Power mode; VDD 3.0 V 271
Supply current IDD, ECL 32 kHz, Low-Power mode IDD 16 36 µA FOSC = 32 kHz, External Clock (ECL), Low-Power mode; VDD 5.0 V 271
Supply current IDD, ECL 500 kHz, Low-Power mode IDD 31 52 µA FOSC = 500 kHz, External Clock (ECL), Low-Power mode; VDD 2.3 V 271
Supply current IDD, ECL 500 kHz, Low-Power mode IDD 38 65 µA FOSC = 500 kHz, External Clock (ECL), Low-Power mode; VDD 3.0 V 271
Supply current IDD, ECL 500 kHz, Low-Power mode IDD 44 74 µA FOSC = 500 kHz, External Clock (ECL), Low-Power mode; VDD 5.0 V 271
Base IPD, Low-Power Sleep mode, max at +85°C IPD 0.3 4 µA VDD 3.0 V; WDT, BOR, FVR and SOSC disabled, all peripherals inactive, Low-Power Sleep mode; max at +85°C 272
Base IPD, Low-Power Sleep mode, max at +125°C IPD 0.3 12 µA VDD 3.0 V; WDT, BOR, FVR and SOSC disabled, all peripherals inactive, Low-Power Sleep mode; max at +125°C 272
Input low voltage, I/O port with Schmitt Trigger buffer VIL 0.2 ×VDD 2.0V ≤ VDD ≤ 5.5V 274
Input high voltage, I/O port with Schmitt Trigger buffer VIH 0.8 ×VDD 2.0V ≤ VDD ≤ 5.5V 274
Output low voltage, I/O ports VOL 0.6 V IOL = 8 mA, VDD = 5V; IOL = 6 mA, VDD = 3.3V; IOL = 1.8 mA, VDD = 1.8V 274
Weak pull-up current, I/O ports IPUR 25 100 200 µA VDD = 3.3V, VPIN = VSS 274
Weak pull-up current, I/O ports IPUR 25 140 300 µA VDD = 5.0V, VPIN = VSS 274
MCLR input leakage current IIL -200 200 nA VSS ≤ VPIN ≤ VDD, pin at high-impedance, 85°C 274
MCLR input high voltage VIH 0.8 ×VDD 274
Recommended impedance of analog voltage source ZAIN 10 kΩ Can go higher if external 0.01µF capacitor is present on input pin 284
Capacitive loading on all I/O pins CIO 50 pF 274
Maximum junction temperature TJMAX 150 °C 275
Thermal resistance junction to ambient, 14-pin SOIC JA 95.3 °C/W 14-pin SOIC package 275
Thermal resistance junction to case, 14-pin SOIC JC 31 °C/W 14-pin SOIC package 275

CAD (KiCad official)

  • Symbol: PIC16F1503T-I
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: pic16f1503t-i-etched.step / pic16f1503t-i-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic16f1503t-i.step / pic16f1503t-i.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (352 pp, sha256 3f6639e534c0589b, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF