component
PIC12LF1552-I
Public Made by Adomby adom
Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPIC12LF1552-I
Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · SOIC-8
PIC12LF1552-I from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Positive supply for the device (operating range 1.8V to 3.6V). |
| 2 | RA5/AN4/CLKIN/ADGRDB | bidirectional | General purpose I/O RA5 with TTL input and CMOS output, also ADC channel AN4 input, external clock input CLKIN (EC mode) and CVD guard ring output B (ADGRDB). |
| 3 | RA4/AN3/SDO/CLKOUT/ADGRDA | bidirectional | General purpose I/O RA4 with TTL input and CMOS output, also ADC channel AN3 input, alternate SPI data output SDO, FOSC/4 output CLKOUT and CVD guard ring output A (ADGRDA). |
| 4 | RA3/MCLR/VPP | input | Input-only RA3 general purpose input, Master Clear (MCLR, ST input with internal weak pull-up) and programming voltage VPP, also default SS and alternate SDI/SDA MSSP functions. |
| 5 | RA2/AN2/ADOUT/T0CKI/SDI/SDA/INT | bidirectional | General purpose I/O RA2 (ST input, CMOS output), also ADC channel AN2 input, ADC with CVD output ADOUT, Timer0 clock input T0CKI, default SPI data input SDI, I2C data SDA (open-drain) and external interrupt INT. |
| 6 | RA1/AN1/VREF+/SCK/SCL/ICSPCLK | bidirectional | General purpose I/O RA1 with TTL input and CMOS output, also ADC channel AN1 input, ADC positive voltage reference input VREF+, SPI clock SCK, I2C clock SCL (open-drain) and ICSP programming clock ICSPCLK. |
| 7 | RA0/AN0/SDO/SS/ICSPDAT | bidirectional | General purpose I/O RA0 with TTL input and CMOS output, also ADC channel AN0 input, default SPI data output SDO, alternate Slave Select input SS and ICSP data I/O ICSPDAT. |
| 8 | VSS | power_in | Ground reference. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Single Chip Microcomputer/Microcontroller |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VDD | 1.8 | 3.6 | V | FOSC ≤ 16 MHz | 203 | |
| Supply Voltage | VDD | 2.5 | 3.6 | V | FOSC ≤ 32 MHz | 203 | |
| RAM Data Retention Voltage | VDR | 1.5 | V | Device in Sleep mode | 203 | ||
| FVR Initial Accuracy 1.024V | VADFVR | -7 | 6 | % | 1.024V, VDD ≥ 2.5V, 85°C | 203 | |
| FVR Initial Accuracy 1.024V | VADFVR | -8 | 6 | % | 1.024V, VDD ≥ 2.5V, 125°C | 203 | |
| FVR Initial Accuracy 2.048V | VADFVR | -7 | 6 | % | 2.048V, VDD ≥ 2.5V, 85°C | 203 | |
| FVR Initial Accuracy 2.048V | VADFVR | -8 | 6 | % | 2.048V, VDD ≥ 2.5V, 125°C | 203 | |
| VDD Rise Rate for POR | SVDD | 0.05 | V/ms | 203 | |||
| Supply Current LFINTOSC | IDD | 2.5 | 18 | µA | FOSC = 31 kHz, VDD = 1.8V | 205 | |
| Supply Current LFINTOSC | IDD | 4 | 20 | µA | FOSC = 31 kHz, VDD = 3.0V | 205 | |
| Supply Current HFINTOSC 16 MHz | IDD | 0.75 | 1.75 | mA | FOSC = 16 MHz, VDD = 3.0V | 205 | |
| Supply Current HFINTOSC PLL 32 MHz | IDD | 1.4 | 3.5 | mA | FOSC = 32 MHz, VDD = 3.0V | 205 | |
| Power-down Base Current | IPD | 0.02 | 1 | µA | VDD = 1.8V, +85°C max | 206 | |
| Power-down Base Current | IPD | 0.03 | 2 | µA | VDD = 3.0V, +85°C max | 206 | |
| Input Low Voltage TTL | VIL | 0.15 | V | I/O port TTL buffer, 1.8V ≤ VDD ≤ 3.6V; max is 0.15 VDD | 207 | ||
| Input Low Voltage Schmitt | VIL | 0.2 | V | I/O port Schmitt Trigger, 2.0V ≤ VDD ≤ 3.6V; max is 0.2 VDD | 207 | ||
| Input High Voltage Schmitt | VIH | 0.8 | V | I/O port Schmitt Trigger, 2.0V ≤ VDD ≤ 3.6V; min is 0.8 VDD | 207 | ||
| Input Leakage Current I/O | IIL | -125 | 125 | nA | VSS ≤ VPIN ≤ VDD, pin high-impedance, 85°C | 207 | |
| MCLR Input Leakage Current | IIL | -200 | 200 | nA | VSS ≤ VPIN ≤ VDD at 85°C | 207 | |
| Weak Pull-up Current | IPUR | 25 | 100 | 200 | µA | VDD = 3.3V, VPIN = VSS | 207 |
| Output Low Voltage | VOL | 0.6 | V | IOL = 6mA, VDD = 3.3V; IOL = 1.8mA, VDD = 1.8V | 207 | ||
| Output High Voltage | VOH | 0.7 | V | VDD - 0.7 min; IOH = 3mA, VDD = 3.3V; IOH = 1mA, VDD = 1.8V | 207 | ||
| I/O Pin Capacitive Loading | CIO | 50 | pF | All I/O pins | 207 | ||
| Brown-out Reset Voltage | VBOR | 2.55 | 2.7 | 2.85 | V | BORV = 0 | 215 |
| Brown-out Reset Voltage | VBOR | 1.8 | 1.9 | 2.05 | V | BORV = 1 | 215 |
| ADC Integral Error | EIL | -1 | 0.4 | 1 | LSb | -40°C to +85°C, VREF ≥ 2.0V | 216 |
| ADC Differential Error | EDL | -1 | 0.3 | 1 | LSb | -40°C to +85°C, VREF ≥ 2.0V | 216 |
| ADC Offset Error | EOFF | -3 | 1.2 | 3 | LSb | -40°C to +85°C, VREF ≥ 2.0V | 216 |
| ADC Gain Error | EGN | -3 | 1 | 3 | LSb | -40°C to +85°C, VREF ≥ 2.0V | 216 |
| Ambient Temperature Under Bias | -40 | 125 | °C | 202 | |||
| Storage Temperature | -65 | 150 | °C | 202 | |||
| Voltage on VDD with respect to VSS | VDD | -0.3 | 4 | V | 202 | ||
| Voltage on MCLR with respect to VSS | -0.3 | 9 | V | 202 | |||
| Thermal Resistance Junction to Ambient | θJA | 149.5 | °C/W | 8-pin SOIC package | 209 | ||
| Thermal Resistance Junction to Case | θJC | 39.9 | °C/W | 8-pin SOIC package | 209 | ||
| Maximum Junction Temperature | TJMAX | 150 | °C | 209 |
CAD (KiCad official)
- Symbol:
PIC12LF1552-I - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
pic12lf1552-i-etched.step/pic12lf1552-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pic12lf1552-i.step/pic12lf1552-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (243 pp, sha256
543a9b665abc8389, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).