component

PIC10F200T-E

Public Made by Adom

by adom

Microchip Tech Microcontrollers (MCU/MPU/SOC), SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllerspic10f200t-efactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers pic10f200t-e: viewers · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
pic10f200t-e-etched.glb Publish 0.1.0 · Ray 7d ago
pic10f200t-e-etched.step pic10f200t-e: factory component page (tier=lcsc) · Ray 7d ago
pic10f200t-e-hero.glb pic10f200t-e: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
pic10f200t-e-hero.overlay.json Publish 0.1.0 · Ray 7d ago
pic10f200t-e.glb Publish 0.1.0 · Ray 7d ago
pic10f200t-e.kicad_mod Publish 0.1.0 · Ray 7d ago
pic10f200t-e.kicad_sym Publish 0.1.0 · Ray 7d ago
pic10f200t-e.lbr Publish 0.1.0 · Ray 7d ago
pic10f200t-e.step Publish 0.1.0 · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

PIC10F200T-E

Microchip Tech · Microcontrollers (MCU/MPU/SOC) · SOT-23-6

PIC10F200T-E from Microchip Tech, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GP0/ICSPDAT bidirectional Bidirectional I/O pin with software-programmable weak pull-up and wake-up from Sleep on pin change, also the ICSP serial programming data pin (Schmitt Trigger input).
2 VSS power_in Ground reference for logic and I/O pins.
3 GP1/ICSPCLK bidirectional Bidirectional I/O pin with software-programmable weak pull-up and wake-up from Sleep on pin change, also the ICSP serial programming clock pin (Schmitt Trigger input).
4 GP2/T0CKI/FOSC4 bidirectional Bidirectional I/O pin that can also serve as the Timer0 clock input (T0CKI) or the Fosc/4 oscillator output (FOSC4).
5 VDD power_in Positive supply for logic and I/O pins, operating range 2.0V to 5.5V.
6 GP3/MCLR/VPP input Input-only pin (weak pull-up and wake-up on change selectable) that works as active-low Master Clear Reset or as the programming voltage input VPP; voltage must not exceed VDD in normal operation or the device enters Programming mode.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOT-23-6
Category Embedded Processors & Controllers
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VDD Supply Voltage VDD 2 5.5 V See Figure 12-1 60
RAM Data Retention Voltage VDR 1.5 V Device in Sleep mode 60
VDD Rise Rate to ensure Power-on Reset SVDD 0.05 V/ms to ensure Power-on Reset 60
Supply Current IDD 175 275 µA VDD = 2.0V 60
Supply Current IDD 0.63 1.1 mA VDD = 5.0V 60
Power-down Current IPD 0.1 9 µA VDD = 2.0V 60
Power-down Current IPD 0.35 15 µA VDD = 5.0V 60
WDT Current IWDT 1 18 µA VDD = 2.0V 60
WDT Current IWDT 7 22 µA VDD = 5.0V 60
Input Low Voltage, I/O ports with TTL buffer VIL 0.8 V For all 4.5V ≤ VDD ≤ 5.5V 61
Input High Voltage, I/O ports with TTL buffer VIH 2 V 4.5V ≤ VDD ≤ 5.5V 61
Input Leakage Current, I/O ports IIL -1 1 µA Vss ≤ VPIN ≤ VDD, Pin at high-impedance 61
Input Leakage Current, GP3/MCLR IIL -5 5 µA Vss ≤ VPIN ≤ VDD 61
GPIO weak pull-up current IPUR 50 250 400 µA VDD = 5V, VPIN = VSS 61
Output Low Voltage, I/O ports 0.6 V IOL = 7.0 mA, VDD = 4.5V, -40C to +125C 61
Capacitive Loading on All I/O pins 50 pF 61
Internal Calibrated INTOSC Frequency (1%) FOSC 3.96 4 4.04 MHz VDD=3.5V @ 25C 64
Internal Calibrated INTOSC Frequency (2%) FOSC 3.92 4 4.08 MHz 2.5V ≤ VDD ≤ 5.5V; 0C TA +85C (industrial) 64
Internal Calibrated INTOSC Frequency (5%) FOSC 3.8 4 4.2 MHz 2.0V ≤ VDD ≤ 5.5V; -40C TA +85C (industrial), -40C TA +125C (extended) 64
MCLR Pulse Width (low) TMCL 5 µs VDD = 5.0V 65
Watchdog Timer Time-out Period (no prescaler) TWDT 10 16 31 ms VDD = 5.0V (extended) 65
Device Reset Timer Period (standard) TDRT 10 16 31 ms VDD = 5.0V (extended) 65
I/O High-impedance from MCLR low TIOZ 2 µs 65
T0CKI High Pulse Width Tt0H 10 ns With Prescaler 65
T0CKI Low Pulse Width Tt0L 10 ns With Prescaler 65
GP0/GP1 weak pull-up resistance 73 105 186 kΩ VDD=2.0V; Temp -40C 62
GP0/GP1 weak pull-up resistance 73 113 187 kΩ VDD=2.0V; Temp 25C 62
GP0/GP1 weak pull-up resistance 82 123 190 kΩ VDD=2.0V; Temp 85C 62
GP0/GP1 weak pull-up resistance 86 132 190 kΩ VDD=2.0V; Temp 125C 62
GP0/GP1 weak pull-up resistance 15 21 33 kΩ VDD=5.5V; Temp -40C 62
GP0/GP1 weak pull-up resistance 15 22 34 kΩ VDD=5.5V; Temp 25C 62
GP0/GP1 weak pull-up resistance 19 26 35 kΩ VDD=5.5V; Temp 85C 62
GP0/GP1 weak pull-up resistance 23 29 35 kΩ VDD=5.5V; Temp 125C 62
GP3 weak pull-up resistance 63 81 96 kΩ VDD=2.0V; Temp -40C 62
GP3 weak pull-up resistance 77 93 116 kΩ VDD=2.0V; Temp 25C 62
GP3 weak pull-up resistance 82 96 116 kΩ VDD=2.0V; Temp 85C 62
GP3 weak pull-up resistance 86 100 119 kΩ VDD=2.0V; Temp 125C 62
GP3 weak pull-up resistance 16 20 22 kΩ VDD=5.5V; Temp -40C 62
GP3 weak pull-up resistance 16 21 23 kΩ VDD=5.5V; Temp 25C 62
GP3 weak pull-up resistance 24 25 28 kΩ VDD=5.5V; Temp 85C 62
GP3 weak pull-up resistance 26 27 29 kΩ VDD=5.5V; Temp 125C 62
Ambient temperature under bias -40 125 °C 57
Storage temperature -65 150 °C 57
Voltage on VDD with respect to VSS VDD 0 6.5 V 57
Voltage on MCLR with respect to VSS MCLR 0 13.5 V 57
Voltage on all other pins with respect to VSS -0.3 V 57
Input clamp current IIK 20 mA VI < 0 or VI > VDD 57
Output clamp current IOK 20 mA VO < 0 or VO > VDD 57
Max. output current sunk by any I/O pin 25 mA 57
Max. output current sourced by any I/O pin 25 mA 57
Maximum Junction Temperature TJMAX 150 °C 66
Thermal Resistance Junction to Ambient θJA 60 °C/W 6-pin SOT-23 package 66
Thermal Resistance Junction to Case θJC 31.4 °C/W 6-pin SOT-23 package 66

CAD (KiCad official)

  • Symbol: PIC10F200T-E
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: pic10f200t-e-etched.step / pic10f200t-e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pic10f200t-e.step / pic10f200t-e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (88 pp, sha256 931ad978bf467275, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF