component
PI6ULS5V9509UEX
Public Made by Adomby adom
Diodes Incorporated Translators, Level Shifters, MSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 8d ago |
| viewers | 8d ago |
| package.json | 8d ago |
| page.json | 8d ago |
| pi6uls5v9509uex-etched.glb | 8d ago |
| pi6uls5v9509uex-etched.step | 8d ago |
| pi6uls5v9509uex-hero.glb | 8d ago |
| pi6uls5v9509uex-hero.overlay.json | 8d ago |
| pi6uls5v9509uex.glb | 8d ago |
| pi6uls5v9509uex.kicad_mod | 8d ago |
| pi6uls5v9509uex.kicad_sym | 8d ago |
| pi6uls5v9509uex.lbr | 8d ago |
| pi6uls5v9509uex.step | 8d ago |
| README.md | 8d ago |
PI6ULS5V9509UEX
Diodes Incorporated · Translators, Level Shifters · MSOP-8
PI6ULS5V9509UEX from Diodes Incorporated, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC(A) | power_in | Port A supply voltage, which the datasheet specifies as 1.1 V minimum and VCC(B) − 1.0 V maximum. |
| 2 | A1 | bidirectional | Port A (lower-voltage side) I/O that follows B1 when EN is HIGH and is disabled when EN is LOW. |
| 3 | A2 | bidirectional | Port A (lower-voltage side) I/O that follows B2 when EN is HIGH and is disabled when EN is LOW. |
| 4 | GND | power_in | Supply ground at 0 V, the reference for all supply and input limits. |
| 5 | EN | input | Active-HIGH repeater enable input, with VIH of 0.9×VCC(A) to VCC(B) and VIL of −0.5 V to 0.1×VCC(A). |
| 6 | B2 | bidirectional | Port B (SMBus/I2C-bus side) I/O paired with A2, with VOL of 0.2 V maximum at IOL = 6 mA. |
| 7 | B1 | bidirectional | Port B (SMBus/I2C-bus side) I/O paired with A1, with VOL of 0.2 V maximum at IOL = 6 mA. |
| 8 | VCC(B) | power_in | Port B supply voltage, which the datasheet specifies as 2.5 V to 5.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | MSOP-8 |
| Category | Logic |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage port B | VCC(B) | 2.5 | 5.5 | V | 3 | ||
| Supply voltage port A | VCC(A) | 1.1 | V | 3 | |||
| Supply current on pin VCC(A), all port A static HIGH | ICC(A) | 0.25 | 0.45 | 0.9 | mA | all port A static HIGH | 3 |
| Supply current on pin VCC(A), all port A static LOW | ICC(A) | 1.25 | 3 | 5 | mA | all port A static LOW | 3 |
| Supply current on pin VCC(B), all port B static HIGH | ICC(B) | 0.5 | 0.9 | 1.1 | mA | all port B static HIGH | 3 |
| Ambient temperature | Tamb | -40 | 85 | °C | GND = 0 V; unless otherwise specified | 3 | |
| Storage temperature | -55 | 125 | °C | 3 | |||
| Supply voltage port B | -0.5 | 6 | V | 3 | |||
| Supply voltage port A | -0.5 | 6 | V | 3 | |||
| DC input voltage | -0.5 | 6 | V | 3 | |||
| Control input voltage (EN) | -0.5 | 6 | V | 3 | |||
| Total power dissipation (printed as 100mA) | 100 | mA | 3 | ||||
| Input/output current (port A & B) | 20 | mA | 3 | ||||
| Input current (EN, VCC(A), VCC(B), GND) | 20 | mA | 3 | ||||
| Input LOW voltage, port A (falling edge) | VIL | -0.5 | 0.3 | V | 4 | ||
| LOW-level input voltage contention (static LOW) | VILc | -0.5 | 0.15 | V | 4 | ||
| Input clamping voltage, port A | VIK | -1.5 | -0.5 | V | IL = -18 mA | 4 | |
| Input leakage current, port A | ILI | -1 | 1 | μA | VI = VCC(A) | 4 | |
| LOW-level input current, port A (SDA, SCL) | IIL | -1.5 | -1 | -0.45 | mA | SDA, SCL; VI = 0.2 V | 4 |
| LOW-level output voltage, port A | VOL | 0.18 | 0.25 | V | VCC(A) = 0.95 V to 1.2V | 4 | |
| LOW-level output voltage, port A | VOL | 0.2 | 0.3 | V | VCC(A) > 1.2V to (VCC(B) − 1 V) | 4 | |
| HIGH-level output leakage current, port A | ILOH | 10 | μA | VO = VCC(A) | 4 | ||
| Input clamping voltage, port B | VIK | -1.5 | -0.5 | V | II = -18 mA | 4 | |
| Input leakage current, port B | ILI | -1 | 1 | μA | VI = 3.6 V | 4 | |
| LOW-level input current, port B | IIL | 10 | μA | VI = 0.2 V | 4 | ||
| LOW-level output voltage, port B | VOL | 0.1 | 0.2 | V | IOL = 6 mA | 4 | |
| HIGH-level output leakage current, port B | ILOH | 10 | μA | VO = 3.6 V | 4 | ||
| LOW-level input voltage, port B | VIL | -0.5 | V | 4 | |||
| LOW-level input current, EN | IIL | -1 | 1 | μA | VI = 0.2 V, EN; VCC = 3.6 V | 4 | |
| Input leakage current, EN | ILI | -1 | 1 | μA | VI = VCC | 4 | |
| LOW-to-HIGH propagation delay, port B to port A | tPLH | 65 | 216 | ns | VCC(A) = 1.1 V; VCC(B) = 3.3 V | 5 | |
| HIGH-to-LOW propagation delay, port B to port A | tPHL | 25 | 140 | ns | VCC(A) = 1.1 V; VCC(B) = 3.3 V | 5 | |
| LOW to HIGH output transition time, port A | tTLH | 14 | 22 | 96 | ns | VCC(A) = 1.1 V; VCC(B) = 3.3 V | 5 |
| LOW to HIGH propagation delay, port A to port B | tPLH | -69 | -139 | ns | VCC(A) = 1.1 V; VCC(B) = 3.3 V | 5 | |
| LOW to HIGH propagation delay, port A to port B (from 50 % of initial LOW on port A to 1.5 V rising on port B) | tPLH2 | 100 | 226 | ns | VCC(A) = 1.1 V; VCC(B) = 3.3 V; measured from 50 % of initial LOW on port A to 1.5 V rising on port B | 5 | |
| HIGH to LOW propagation delay, port A to port B | tPHL | 20 | 50 | 183 | ns | VCC(A) = 1.1 V; VCC(B) = 3.3 V | 5 |
| HIGH to LOW output transition time, port B | tTHL | 1 | 2 | 40 | ns | VCC(A) = 1.1 V; VCC(B) = 3.3 V | 5 |
| Set-up time, EN HIGH before START condition | tsu | 100 | ns | VCC(A) = 1.1 V; VCC(B) = 3.3 V; EN HIGH before START condition | 5 | ||
| Hold time, EN HIGH after STOP condition | th | 100 | ns | VCC(A) = 1.1 V; VCC(B) = 3.3 V; EN HIGH after STOP condition | 5 | ||
| LOW-to-HIGH propagation delay, port B to port A | tPLH | 75 | 216 | ns | VCC(A) = 1.9 V; VCC(B) = 5.0 V | 5 | |
| HIGH-to-LOW propagation delay, port B to port A | tPHL | 20 | 140 | ns | VCC(A) = 1.9 V; VCC(B) = 5.0 V | 5 | |
| LOW to HIGH output transition time, port A | tTLH | 14 | 27 | 96 | ns | VCC(A) = 1.9 V; VCC(B) = 5.0 V | 5 |
| LOW to HIGH propagation delay, port A to port B (from 50 % of initial LOW on port A to 1.5 V rising on port B) | tPLH2 | 91 | 226 | ns | VCC(A) = 1.9 V; VCC(B) = 5.0 V; measured from 50 % of initial LOW on port A to 1.5 V rising on port B | 5 |
CAD (KiCad official)
- Symbol:
PI6ULS5V9509UEX - Footprint:
Package_SO:MSOP-8_3x3mm_P0.65mm - 3D model: MSOP-8 (KiCad packages3D, STEP)
- 3D model files:
pi6uls5v9509uex-etched.step/pi6uls5v9509uex-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pi6uls5v9509uex.step/pi6uls5v9509uex.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (11 pp, sha256
ffe1a93b3990ba75, retrieved 2026-10-20, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).