component
PI6LC48H02LIEX
Public Made by Adomby adom
Diodes Incorporated Clock Generators, PLLs, Frequency Synthesizers, TSSOP-16-175mil. Pinout reviewed by a person against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPI6LC48H02LIEX
Diodes Incorporated · Clock Generators, PLLs, Frequency Synthesizers · TSSOP-16-175mil
PI6LC48H02LIEX from Diodes Incorporated, in a TSSOP-16-175mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S0 | input | Select pin 0 with an internal pull-up resistor; together with S1 it sets the output frequency per Table 1 (25, 100, 125 or 200 MHz). |
| 2 | S1 | input | Select pin 1 with an internal pull-up resistor; together with S0 it sets the output frequency per Table 1 (25, 100, 125 or 200 MHz). |
| 3 | NC | unconnected | Do not connect. |
| 4 | X1/CLK | input | Crystal or clock input; connect to a 25 MHz crystal or a single-ended clock. |
| 5 | X2 | output | Crystal connection; leave unconnected when a clock is applied to X1/CLK. |
| 6 | OE | input | Output enable with an internal pull-up resistor; the CLK pins are tri-stated when OE is LOW. |
| 7 | GND | power_in | Power ground. |
| 8 | NC | unconnected | Do not connect. |
| 9 | IREF | output | Precision reference resistor pin connected to the internal current reference; RR = 475 Ω gives IREF = 2.32 mA and IOH = 6 × IREF. |
| 10 | CLK1 | output | HCSL complement clock output of differential pair 1. |
| 11 | CLK1 | output | HCSL clock output of differential pair 1. |
| 12 | VDDA | power_in | Connect to a +3.3V source (supply range 3.0 V to 3.6 V). |
| 13 | GNDA | power_in | Output and analog circuit ground. |
| 14 | CLK0 | output | HCSL complement clock output of differential pair 0. |
| 15 | CLK0 | output | HCSL clock output of differential pair 0. |
| 16 | VDDX | power_in | Connect to a +3.3V source (supply range 3.0 V to 3.6 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | TSSOP-16-175mil |
| Category | Clock/Timing |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
PI6LC48H02LIEX - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16-175mil (KiCad packages3D, STEP)
- 3D model files:
pi6lc48h02liex-etched.step/pi6lc48h02liex-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pi6lc48h02liex.step/pi6lc48h02liex.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (10 pp, sha256
f21ed250b8f25589, retrieved 2026-10-22, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).