main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers pi4msd5v9547lex: viewers · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
pi4msd5v9547lex-etched.glb Publish 0.1.0 · Ray 8d ago
pi4msd5v9547lex-etched.step pi4msd5v9547lex: factory component page (tier=lcsc) · Ray 8d ago
pi4msd5v9547lex-hero.glb pi4msd5v9547lex: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
pi4msd5v9547lex-hero.overlay.json Publish 0.1.0 · Ray 8d ago
pi4msd5v9547lex.glb Publish 0.1.0 · Ray 8d ago
pi4msd5v9547lex.kicad_mod Publish 0.1.0 · Ray 8d ago
pi4msd5v9547lex.kicad_sym Publish 0.1.0 · Ray 8d ago
pi4msd5v9547lex.lbr Publish 0.1.0 · Ray 8d ago
pi4msd5v9547lex.step Publish 0.1.0 · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

PI4MSD5V9547LEX

Diodes Incorporated · Signal Switches, Multiplexers, Decoders · TSSOP-24

PI4MSD5V9547LEX from Diodes Incorporated, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Address input 0 sets the device's I2C slave address; select inputs have VIL max 0.3VCC and VIH min 0.7VCC with a 6 V absolute maximum.
2 A1 input Address input 1 sets the device's I2C slave address; select inputs have VIL max 0.3VCC and VIH min 0.7VCC with a 6 V absolute maximum.
3 RESET input Active-LOW reset input that resets the I2C state machine and deselects all channels when held LOW for at least tw(rst)L (4 ns min); it must be connected to VCC through a pull-up resistor.
4 SD0 bidirectional Serial data line of downstream channel 0; it is connected to the upstream SDA only when channel 0 is selected, and all I/O pins are 5 V tolerant.
5 SC0 bidirectional Serial clock line of downstream channel 0; it is connected to the upstream SCL only when channel 0 is selected, and all I/O pins are 5 V tolerant.
6 SD1 bidirectional Serial data line of downstream channel 1; it is connected to the upstream SDA only when channel 1 is selected, and all I/O pins are 5 V tolerant.
7 SC1 bidirectional Serial clock line of downstream channel 1; it is connected to the upstream SCL only when channel 1 is selected, and all I/O pins are 5 V tolerant.
8 SD2 bidirectional Serial data line of downstream channel 2; it is connected to the upstream SDA only when channel 2 is selected, and all I/O pins are 5 V tolerant.
9 SC2 bidirectional Serial clock line of downstream channel 2; it is connected to the upstream SCL only when channel 2 is selected, and all I/O pins are 5 V tolerant.
10 SD3 bidirectional Serial data line of downstream channel 3; it is connected to the upstream SDA only when channel 3 is selected, and all I/O pins are 5 V tolerant.
11 SC3 bidirectional Serial clock line of downstream channel 3; it is connected to the upstream SCL only when channel 3 is selected, and all I/O pins are 5 V tolerant.
12 GND power_in Ground supply pin, the device ground reference.
13 SD4 bidirectional Serial data line of downstream channel 4; it is connected to the upstream SDA only when channel 4 is selected, and all I/O pins are 5 V tolerant.
14 SC4 bidirectional Serial clock line of downstream channel 4; it is connected to the upstream SCL only when channel 4 is selected, and all I/O pins are 5 V tolerant.
15 SD5 bidirectional Serial data line of downstream channel 5; it is connected to the upstream SDA only when channel 5 is selected, and all I/O pins are 5 V tolerant.
16 SC5 bidirectional Serial clock line of downstream channel 5; it is connected to the upstream SCL only when channel 5 is selected, and all I/O pins are 5 V tolerant.
17 SD6 bidirectional Serial data line of downstream channel 6; it is connected to the upstream SDA only when channel 6 is selected, and all I/O pins are 5 V tolerant.
18 SC6 bidirectional Serial clock line of downstream channel 6; it is connected to the upstream SCL only when channel 6 is selected, and all I/O pins are 5 V tolerant.
19 SD7 bidirectional Serial data line of downstream channel 7; it is connected to the upstream SDA only when channel 7 is selected, and all I/O pins are 5 V tolerant.
20 SC7 bidirectional Serial clock line of downstream channel 7; it is connected to the upstream SCL only when channel 7 is selected, and all I/O pins are 5 V tolerant.
21 A2 input Address input 2 sets the device's I2C slave address; select inputs have VIL max 0.3VCC and VIH min 0.7VCC with a 6 V absolute maximum.
22 SCL bidirectional Upstream I2C serial clock line that must be pulled up to a positive supply through a pull-up resistor; it is 5 V tolerant.
23 SDA bidirectional Upstream I2C serial data line that must be pulled up to a positive supply through a pull-up resistor; it is 5 V tolerant.
24 VCC power_in Positive supply voltage, 1.65 V to 5.5 V, which also limits the maximum high voltage passed by the pass gates (Vpass).

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package TSSOP-24
Category Logic
Pins 24

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC Positive DC Supply Voltage VCC 1.65 5.5 V 3
Enable Control Pin Voltage VEN 5.5 V 3
I/O Pin Voltage VIO 5.5 V 3
Input transition rise or fall time Δt /ΔV 10 ns/V 3
Operating Temperature Range TA -40 85 °C 3
Storage Temperature -55 125 °C 3
Supply Voltage port B -0.5 6 V 3
Supply Voltage port A -0.5 6 V 3
DC Input Voltage -0.5 6 V 3
Control Input Voltage (EN) -0.5 6 V 3
Total power dissipation 100 mW 3
Input current (EN, VCC, GND) 50 mA 3
ICC supply current ICC 65 100 uA operating mode; no load; VI = VCC or GND; fSCL = 100 kHz; VCC 3.6V to 5.5V 4
ICC supply current ICC 20 50 uA operating mode; no load; VI = VCC or GND; fSCL = 100 kHz; VCC 2.3V to 3.6V 4
ICC supply current ICC 10 30 uA operating mode; no load; VI = VCC or GND; fSCL = 100 kHz; VCC 1.65V to 2.3V 4
Standby current Istb 0.3 1 uA standby mode; VCC = 3.6 V; no load; VI = VCC or GND; fSCL = 0 kHz; VCC 3.6V to 5.5V 4
Standby current Istb 0.1 1 uA standby mode; VCC = 3.6 V; no load; VI = VCC or GND; fSCL = 0 kHz; VCC 2.3V to 3.6V 4
Power-on reset voltage VPOR 1.3 1.5 V no load; VI = VCC or GND; VCC 3.6V to 5.5V 4
LOW-level input voltage (SCL, SDA) VIL -0.5 V VCC 1.65V to 5.5V 4
HIGH-level input voltage (SCL, SDA) VIH 6 V VCC 1.65V to 2V 4
LOW-level output current IOL 3 mA VOL = 0.4 V; VCC 1.65V to 5.5V 4
LOW-level output current IOL 6 mA VOL = 0.6 V; VCC 1.65V to 5.5V 4
LOW-level input current (SCL, SDA) IIL -1 1 uA VI = GND; VCC 1.65V to 5.5V 4
HIGH-level input current (SCL, SDA) IIH -1 1 uA VI = VCC; VCC 1.65V to 5.5V 4
Input capacitance (SCL, SDA) Ci 14 19 pF VI = GND; VCC 1.65V to 5.5V 4
LOW-level input voltage (select inputs A0, A1, A2, Reset) VIL -0.5 V VCC 1.65V to 5.5V 4
HIGH-level input voltage (select inputs A0, A1, A2, Reset) VIH 6 V VCC 1.65V to 5.5V 4
LOW-level input current (select inputs A0, A1, A2, Reset) IIL -1 1 uA VI = GND; VCC 1.65V to 5.5V 4
Input capacitance (select inputs A0, A1, A2, Reset) Ci 3 5 pF VI = GND; VCC 1.65V to 5.5V 4
ON-state resistance Ron 4 9 24 Ω VO = 0.4 V; IO = 15 mA; VCC 4.5V to 5.5V 4
ON-state resistance Ron 5 11 31 Ω VO = 0.4 V; IO = 15 mA; VCC 3V to 3.6V 4
ON-state resistance Ron 7 16 55 Ω VO = 0.4 V; IO = 10mA; VCC 2.3V to 2.7V 4
ON-state resistance Ron 9 20 70 Ω VO = 0.4 V; IO = 10mA; VCC 1.65V to 2V 4
Vpass switch output voltage Vpass 2.8 4.5 V Vin = VCC; Iout = -100uA; VCC 4.5V to 5.5V 4
Vpass switch output voltage Vpass 1.6 2.8 V Vin = VCC; Iout = -100uA; VCC 3V to 3.6V 4
Vpass switch output voltage Vpass 1.1 2 V Vin = VCC; Iout = -100uA; VCC 2.3V to 2.7V 4
Vpass switch output voltage Vpass 0.54 1.3 V Vin = VCC; Iout = -100uA; VCC 1.65V to 2V 4
IL leakage current IL -1 1 uA VI = VCC or GND; VCC 1.65V to 5.5V 4
Input/output capacitance Cio 3 5 pF VI = VCC or GND; VCC 1.65V to 5.5V 4
LOW-level reset time tw(rst)L 4 ns VCC 1.65V to 5.5V 5
I2C clock frequency fscl 0 100 kHz Standard mode I2C bus 5
I2C clock frequency fscl 0 400 kHz Fast mode I2C bus 5
I2C clock high time tLow 4.7 μs Standard mode I2C bus 5
I2C clock high time tLow 1.3 μs Fast mode I2C bus 5
I2C clock low time tHigh 4 μs Standard mode I2C bus 5
I2C clock low time tHigh 0.6 μs Fast mode I2C bus 5
I2C serial-data setup time tSU:DAT 250 ns Standard mode I2C bus 5
I2C serial-data setup time tSU:DAT 100 ns Fast mode I2C bus 5
I2C input rise time tr 1000 ns Standard mode I2C bus 5
I2C input rise time tr 300 ns Fast mode I2C bus 5
I2C input fall time tf 300 ns Standard mode I2C bus 5
I2C bus free time between stop and start tBUF 4.7 μs Standard mode I2C bus 5
I2C bus free time between stop and start tBUF 1.3 μs Fast mode I2C bus 5
I2C start or repeated start condition setup tSU:STA 4.7 μs Standard mode I2C bus 5
I2C start or repeated start condition setup tSU:STA 0.6 μs Fast mode I2C bus 5
I2C bus capacitive load Cb 400 pF Standard mode and Fast mode (both 400 pF as printed) 5

CAD (KiCad official)

  • Symbol: PI4MSD5V9547LEX
  • Footprint: Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm
  • 3D model: TSSOP-24 (KiCad packages3D, STEP)
  • 3D model files: pi4msd5v9547lex-etched.step / pi4msd5v9547lex-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pi4msd5v9547lex.step / pi4msd5v9547lex.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (13 pp, sha256 ef2b43cd4019bfa4, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF