Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

PI4IOE5V6416ZDEX

Diodes Incorporated · I/O Expanders · QFN-24-EP(4x4)

PI4IOE5V6416ZDEX from Diodes Incorporated, in a QFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P0_0 bidirectional Port 0 bidirectional I/O 0; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
2 P0_1 bidirectional Port 0 bidirectional I/O 1; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
3 P0_2 bidirectional Port 0 bidirectional I/O 2; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
4 P0_3 bidirectional Port 0 bidirectional I/O 3; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
5 P0_4 bidirectional Port 0 bidirectional I/O 4; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
6 P0_5 bidirectional Port 0 bidirectional I/O 5; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
7 P0_6 bidirectional Port 0 bidirectional I/O 6; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
8 P0_7 bidirectional Port 0 bidirectional I/O 7; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
9 VSS power_in Ground reference; ground supply current maximum 200 mA.
10 P1_0 bidirectional Port 1 bidirectional I/O 0; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
11 P1_1 bidirectional Port 1 bidirectional I/O 1; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
12 P1_2 bidirectional Port 1 bidirectional I/O 2; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
13 P1_3 bidirectional Port 1 bidirectional I/O 3; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
14 P1_4 bidirectional Port 1 bidirectional I/O 4; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
15 P1_5 bidirectional Port 1 bidirectional I/O 5; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
16 P1_6 bidirectional Port 1 bidirectional I/O 6; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
17 P1_7 bidirectional Port 1 bidirectional I/O 7; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P); IOH up to −10 mA, IOL up to 10 mA; configurable pull-up/pull-down 50-150 kΩ.
18 ADDR input I2C address select input; connect directly to VDD(P) or ground; VIL ≤ 0.3×VDD(P), VIH ≥ 0.7×VDD(P), leakage ±1 µA.
19 SCL input I2C serial clock input; connect to VDD(I2C-bus) through a pull-up resistor; supports Standard (100 kHz) and Fast (400 kHz) modes.
20 SDA bidirectional I2C serial data bus, open-drain; connect to VDD(I2C-bus) through a pull-up resistor; IOL = 3 mA at VOL = 0.4 V.
21 VDD(P) power_in GPIO port supply voltage for PI4IOE5V6416 Port P; operating range 1.65 V to 5.5 V; maximum supply current through VDD(P) 160 mA.
22 INT output Active-LOW interrupt output, open-drain; connect to VDD(I2C-bus) or VDD(P) through a pull-up resistor; IOL = 3 mA at VOL = 0.4 V.
23 VDD(I2C-bus) power_in I2C-bus supply voltage; connect directly to VDD of the external I2C master for voltage-level translation; operating range 1.65 V to 5.5 V.
24 RESET input Active-LOW reset input; connect to VDD(I2C-bus) through a pull-up resistor if unused; reset pulse width minimum 30 ns; all I/Os set to inputs on reset.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package QFN-24-EP(4x4)
Category Interface
Pins 25

CAD (KiCad official)

  • Symbol: PI4IOE5V6416ZDEX
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: QFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: pi4ioe5v6416zdex-etched.step / pi4ioe5v6416zdex-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pi4ioe5v6416zdex.step / pi4ioe5v6416zdex.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (19 pp, sha256 d920aec72f7e2898, retrieved 2026-09-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-sonnet-4-6 (text+vision), consensus claude-opus-4-7 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF