component

PGA855RGTR

Public Made by Adom

by adom

Texas Instruments Instrumentation Amplifiers, VQFN-16-EP(3x3). Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentamplifiers-comparatorspga855rgtr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs pga855rgtr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
viewers pga855rgtr: viewers · Ray 28d ago
package.json Publish 0.1.0 · Ray 28d ago
page.json pga855rgtr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 18h ago
pga855rgtr-etched.fit.json pga855rgtr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
pga855rgtr-etched.glb pga855rgtr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
pga855rgtr-etched.step pga855rgtr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
pga855rgtr.glb Publish 0.1.0 · Ray 28d ago
pga855rgtr.kicad_mod Publish 0.1.0 · Ray 28d ago
pga855rgtr.kicad_sym Publish 0.1.0 · Ray 28d ago
pga855rgtr.lbr Publish 0.1.0 · Ray 28d ago
pga855rgtr.step Publish 0.1.0 · Ray 28d ago
README.md pga855rgtr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 16d ago

PGA855RGTR

Texas Instruments · Instrumentation Amplifiers · VQFN-16-EP(3x3)

PGA855RGTR from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A2 input Gain option pin 2. Digital gain selection input (MSB of the 3-bit binary gain code that selects 0.125-16 V/V). Referenced to DGND.
2 IN+ input Positive (noninverting) analog signal input to the instrumentation amplifier front end. Overvoltage protected to ±40 V beyond supplies.
3 IN- input Negative (inverting) analog signal input to the instrumentation amplifier front end. Overvoltage protected to ±40 V beyond supplies.
4 A0 input Gain option pin 0. Digital gain selection input (LSB of the 3-bit binary gain code that selects 0.125-16 V/V). Referenced to DGND.
5 A1 input Gain option pin 1. Digital gain selection input (middle bit of the 3-bit binary gain code that selects 0.125-16 V/V). Referenced to DGND.
6 VS+ power_in Input-stage positive supply. Single-supply range 8-36 V or dual-supply ±4 V to ±18 V (with VS-). Decouple locally to VS-.
7 LVDD power_in Output driver positive supply. Connect this pin to the positive supply of the ADC to protect from overdriving. Range 4.5-36 V single or ±2.25 V to ±18 V dual with LVSS.
8 NC unconnected No connect. Do not connect this pin to any external signal, power, or ground.
9 FDA_IN+ input Fully differential amplifier (output driver) positive summing-node connection. Used with external feedback resistors to set output-stage gain/topology.
10 OUT+ output Noninverting differential output of the output driver. Signal-output current limited to ±100 mA; short-circuit current is continuous to VSOUT/2.
11 OUT- output Inverting differential output of the output driver. Signal-output current limited to ±100 mA; short-circuit current is continuous to VSOUT/2.
12 FDA_IN- input Fully differential amplifier (output driver) negative summing-node connection. Used with external feedback resistors to set output-stage gain/topology.
13 VOCM input Output common-mode set input. Sets the common-mode voltage of the differential OUT+/OUT- pair (typically driven to mid-supply of the target ADC).
14 LVSS power_in Output driver negative supply. Connect this pin to the negative supply of the ADC to protect from overdriving. Can be GND for single-supply output stages.
15 VS- power_in Input-stage negative supply. Use with VS+ to provide 8-36 V single or ±4 V to ±18 V dual supply for the instrumentation amplifier input stage.
16 DGND power_in Ground reference for digital logic and the A0/A1/A2 gain-setting pins.
17 PAD passive Exposed thermal pad. Must be soldered to the PCB. Connect to a plane or large copper pour that is either floating or electrically connected to VS-, even for low-power-dissipation applications.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-16-EP(3x3)
Category Amplifiers/Comparators
Pins 17

Ordering variants

Same part, different packaging or reel option.

  • PGA855RGTR
  • PGA855RGTRRGTT

CAD (KiCad official)

  • Symbol: PGA855RGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: pga855rgtr-etched.step / pga855rgtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pga855rgtr.step / pga855rgtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (41 pp, sha256 ac37e972feda1b75, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF