PGA849RGTR

{
  "slug": "pga849rgtr",
  "version": "0.1.0",
  "type": "component",
  "description": "Texas Instruments Programmable / Variable Gain Amplifiers (PGA/VGA), VQFN-16-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "tags": [
    "component",
    "amplifiers-comparators",
    "pga849rgtr",
    "factory-2.0.0",
    "extractor-text"
  ],
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "pga849rgtr.kicad_sym",
    "pga849rgtr.kicad_mod",
    "pga849rgtr.glb",
    "pga849rgtr.step",
    "pga849rgtr.lbr",
    "docs/hero.png",
    "docs/pga849rgtr-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "pga849rgtr-hero.glb",
    "pga849rgtr-hero.overlay.json",
    "pga849rgtr-etched.glb"
  ],
  "component": {
    "mpn": "PGA849RGTR",
    "manufacturer": "Texas Instruments",
    "package": "VQFN-16-EP(3x3)",
    "pin_count": 17,
    "category": "Amplifiers/Comparators",
    "subcategory": "Programmable / Variable Gain Amplifiers (PGA/VGA)",
    "datasheet": "https://www.ti.com/lit/ds/symlink/pga849.pdf",
    "parts": {
      "symbol": "pga849rgtr.kicad_sym",
      "footprint": "pga849rgtr.kicad_mod",
      "model_3d": "pga849rgtr-hero.glb",
      "model_3d_plain": "pga849rgtr-etched.glb",
      "model_3d_step": "pga849rgtr-etched.step",
      "model_3d_step_plain": "pga849rgtr.step",
      "lbr": "pga849rgtr.lbr"
    },
    "distributor_links": {
      "lcsc": "C42885988"
    },
    "distributor_check": {
      "checked_at": "2026-10-27T07:31:19Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": null,
        "status": "quota"
      },
      "mouser": {
        "pn": null,
        "status": "quota"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "A2",
        "type": "input",
        "description": "Gain option pin 2, one of three digital gain-select pins (A2, A1, A0) referenced to DGND, with voltage limited to VDGND - 0.5 V to (VS+) + 0.5 V."
      },
      {
        "number": "2",
        "name": "IN+",
        "type": "input",
        "description": "Positive (noninverting) input, protected against overvoltage up to ±40 V beyond the supplies."
      },
      {
        "number": "3",
        "name": "IN–",
        "type": "input",
        "description": "Negative (inverting) input, protected against overvoltage up to ±40 V beyond the supplies."
      },
      {
        "number": "4",
        "name": "A0",
        "type": "input",
        "description": "Gain option pin 0, one of three digital gain-select pins (A2, A1, A0) referenced to DGND, with voltage limited to VDGND - 0.5 V to (VS+) + 0.5 V."
      },
      {
        "number": "5",
        "name": "A1",
        "type": "input",
        "description": "Gain option pin 1, one of three digital gain-select pins (A2, A1, A0) referenced to DGND, with voltage limited to VDGND - 0.5 V to (VS+) + 0.5 V."
      },
      {
        "number": "6",
        "name": "VS+",
        "type": "power_in",
        "description": "Input-stage positive supply, 8 V to 36 V single supply or ±4 V to ±18 V dual supply."
      },
      {
        "number": "7",
        "name": "LVDD",
        "type": "power_in",
        "description": "Output-driver positive supply, 4.5 V to 36 V single supply or ±2.25 V to ±18 V dual supply."
      },
      {
        "number": "8",
        "name": "NC",
        "type": "unconnected",
        "description": "Do not connect."
      },
      {
        "number": "9",
        "name": "DA_IN+",
        "type": "input",
        "description": "Connection to output difference amplifier summing node."
      },
      {
        "number": "10",
        "name": "REF",
        "type": "input",
        "description": "Reference input that must be driven by a low-impedance source, with voltage limited to VLVSS - 0.5 V to VLVDD + 0.5 V."
      },
      {
        "number": "11",
        "name": "OUT",
        "type": "output",
        "description": "Signal output, with voltage limited to VLVSS - 0.5 V to VLVDD + 0.5 V and continuous short-circuit to VSOUT/2."
      },
      {
        "number": "12",
        "name": "DA_IN–",
        "type": "input",
        "description": "Connection to output difference amplifier summing node."
      },
      {
        "number": "13",
        "name": "NC",
        "type": "unconnected",
        "description": "Do not connect."
      },
      {
        "number": "14",
        "name": "LVSS",
        "type": "power_in",
        "description": "Output-driver negative supply, 4.5 V to 36 V total output-stage supply span (VLVDD - VLVSS)."
      },
      {
        "number": "15",
        "name": "VS–",
        "type": "power_in",
        "description": "Input-stage negative supply, 8 V to 36 V total input-stage supply span (VS+ - VS-)."
      },
      {
        "number": "16",
        "name": "DGND",
        "type": "power_in",
        "description": "Ground reference for digital-logic and gain-setting pins."
      },
      {
        "number": "17",
        "name": "Thermal Pad",
        "type": "passive",
        "description": "Thermal pad must be soldered to the PCB and connected to a plane or large copper pour that is either floating or electrically connected to VS-."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-sonnet-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: Thermal pad has no printed pin number; '17' is an assumed designator for the exposed pad (datasheet ; Datasheet pin table lists LVSS and VS– as Power without stating supply ranges per pin; descriptions ",
          "1/17 pins cited to the wrong page (name found elsewhere): ['17:Thermal Pad@p3']"
        ],
        "pages_sent": 7,
        "cost_usd": 0.0861,
        "at": "2026-10-27T07:31:05"
      },
      "datasheet": {
        "url": "https://www.ti.com/lit/ds/symlink/pga849.pdf",
        "pages": 39,
        "sha256": "f8ac5f79996963af",
        "source_tier": "mfr"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 17,
        "described": 17,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "pga849rgtr.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          3.0,
          3.0,
          0.785
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "3eb81ffac423a66cdcfead8efe56401da171edaf1f2257049aad7b2d3900f6c8",
        "checked": "2026-10-27",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "pga849rgtr-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          3.0,
          3.0,
          0.785
        ],
        "zmin_mm": 0.0,
        "centre_offset_mm": 0.0,
        "footprint_binding": "identity",
        "sha256": "40d1a3c7248e4f0bb8960493e73dc56407e2887d89123b341407fe0dafe04ed3",
        "checked": "2026-10-27",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  }
}