component

PESD5V0S4UD

Public Made by Adom

by adom

TECH PUBLIC ESD And Surge Protection (TVS/ESD), SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentcircuit protectionpesd5v0s4udfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers pesd5v0s4ud: viewers · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
pesd5v0s4ud-etched.glb Publish 0.1.0 · Ray 9d ago
pesd5v0s4ud-etched.step pesd5v0s4ud: factory component page (tier=lcsc) · Ray 9d ago
pesd5v0s4ud-hero.glb pesd5v0s4ud: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
pesd5v0s4ud-hero.overlay.json Publish 0.1.0 · Ray 9d ago
pesd5v0s4ud.glb Publish 0.1.0 · Ray 9d ago
pesd5v0s4ud.kicad_mod Publish 0.1.0 · Ray 9d ago
pesd5v0s4ud.kicad_sym Publish 0.1.0 · Ray 9d ago
pesd5v0s4ud.lbr Publish 0.1.0 · Ray 9d ago
pesd5v0s4ud.step Publish 0.1.0 · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago

PESD5V0S4UD

TECH PUBLIC · ESD And Surge Protection (TVS/ESD) · SOT-23-6

PESD5V0S4UD from TECH PUBLIC, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O1 passive Protected line 1, steered by a diode pair to the common center node; I/O to GND junction capacitance 60 pF typ, 90 pF max (VR=0V, f=1MHz).
2 GND power_in Common ground node of the TVS array, tied internally to pin 5 and the center node in the pin diagram.
3 I/O3 passive Protected line 3, steered by a diode pair to the common center node; reverse working voltage 5 V max, ESD ±30 kV air and contact per IEC61000-4-2.
4 I/O4 passive Protected line 4, steered by a diode pair to the common center node; clamping voltage 11 V max at IPP=4.5 A (8/20µs).
5 GND power_in Common ground node of the TVS array, tied internally to pin 2 and the center node in the pin diagram.
6 I/O6 passive Protected line 6, steered by a diode pair to the common center node; leakage 100 nA max at VRWM=5 V.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23-6
Category Circuit Protection
Pins 6

CAD (KiCad official)

  • Symbol: PESD5V0S4UD
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: pesd5v0s4ud-etched.step / pesd5v0s4ud-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pesd5v0s4ud.step / pesd5v0s4ud.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 84ac8ef6346c6f0d, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF