main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers pesd24vs2ut-n: viewers · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
pesd24vs2ut-n-etched.glb Publish 0.1.0 · Ray 17d ago
pesd24vs2ut-n-etched.step pesd24vs2ut-n: factory component page (tier=lcsc) · Ray 17d ago
pesd24vs2ut-n-hero.glb pesd24vs2ut-n: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
pesd24vs2ut-n-hero.overlay.json Publish 0.1.0 · Ray 17d ago
pesd24vs2ut-n.glb Publish 0.1.0 · Ray 17d ago
pesd24vs2ut-n.kicad_mod Publish 0.1.0 · Ray 17d ago
pesd24vs2ut-n.kicad_sym Publish 0.1.0 · Ray 17d ago
pesd24vs2ut-n.lbr Publish 0.1.0 · Ray 17d ago
pesd24vs2ut-n.step Publish 0.1.0 · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

PESD24VS2UT-N

BORN · ESD And Surge Protection (TVS/ESD) · SOT-23

PESD24VS2UT-N from BORN, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1 passive ESD-protected line terminal with 24 V reverse stand-off (VRWM), 44 V clamping voltage at 6 A (8/20 µs), and junction capacitance specified from Pin 1 and Pin 2 to Pin 3.
2 2 passive ESD-protected line terminal with 24 V reverse stand-off (VRWM), 44 V clamping voltage at 6 A (8/20 µs), and junction capacitance specified from Pin 1 and Pin 2 to Pin 3.
3 Pin 3 passive Common terminal used as the reference for the junction-capacitance test (Pin 1 and Pin 2 to Pin 3); the datasheet does not name its function.

Key specifications

Parameter Value
Manufacturer BORN
Package SOT-23
Category Circuit Protection
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Peak Pulse Power PPP 300 W tp =8/20μs 2
Peak Pulse Current Ipp 6 A tp =8/20μs, note 1 2
ESD per IEC 61000-4-2 (Air) VESD 30 kV IEC 61000-4-2 (Air) 2
ESD per IEC 61000-4-2 (Contact) VESD 30 kV IEC 61000-4-2 (Contact) 2
Lead Soldering Temperature TL 260 ℃ 10 seconds 2
Junction Temperature TJ -55 125 ℃ 2
Storage Temperature Tstg -55 125 ℃ 2
Reverse Breakdown Voltage VBR 26.7 30 34 V IT=1mA 2
Reverse Leakage Current IR 0.1 0.5 μA VRWM=24V,T=25℃ 2
Junction Capacitance Cj 30 35 pF VR = 0V, f = 1MHz (Pin1、Pin2 to Pin 3) 2

CAD (KiCad official)

  • Symbol: PESD24VS2UT-N
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: pesd24vs2ut-n-etched.step / pesd24vs2ut-n-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pesd24vs2ut-n.step / pesd24vs2ut-n.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: BORN datasheet (4 pp, sha256 fc592a5563973f0e, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF