component

PDTC123JT

Public Made by Adom

by adom

Nexperia Digital Transistors, SOT-23. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorspdtc123jt
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs pdtc123jt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers pdtc123jt: viewers · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json pdtc123jt: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
pdtc123jt-etched.fit.json pdtc123jt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
pdtc123jt-etched.glb pdtc123jt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
pdtc123jt-etched.step pdtc123jt: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
pdtc123jt.glb Publish 0.1.0 · Ray 1mo ago
pdtc123jt.kicad_mod Publish 0.1.0 · Ray 1mo ago
pdtc123jt.kicad_sym Publish 0.1.0 · Ray 1mo ago
pdtc123jt.lbr Publish 0.1.0 · Ray 1mo ago
pdtc123jt.step Publish 0.1.0 · Ray 1mo ago
README.md pdtc123jt: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

PDTC123JT

Nexperia · Digital Transistors · SOT-23

PDTC123JT from Nexperia, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I input Input pin. Connected through the built-in series bias resistor R1 = 2.2 kΩ (typ) to the base of the internal NPN transistor, with R2 = 47 kΩ from base to emitter/GND. Input voltage range -5 V to +12 V.
2 GND power_in Ground pin, connected to the emitter of the internal NPN transistor and to the low side of the internal base-emitter resistor R2.
3 O output Output pin (open collector of the internal NPN). Sinks up to 100 mA when the transistor is ON; withstands up to 50 V VCEO when OFF.

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOT-23
Category Transistors/Thyristors
Pins 3

Ordering variants

Same part, different packaging or reel option.

  • PDTC123JT

CAD (KiCad official)

  • Symbol: PDTC123JT
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: pdtc123jt-etched.step / pdtc123jt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pdtc123jt.step / pdtc123jt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (12 pp, sha256 5b3932371738ba33, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF