component
PDTB123ET
Public Made by Adomby adom
Nexperia Digital Transistors, SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPDTB123ET
Nexperia · Digital Transistors · SOT-23
PDTB123ET from Nexperia, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | I | input | Input pin connected to the transistor base through the bias resistor R1 (2.2 kΩ); input voltage limits are -12 V to 10 V per the absolute maximum ratings. |
| 2 | GND | power_in | Ground pin connected to the transistor emitter. |
| 3 | O | output | Output pin connected to the transistor collector, rated for an output current of -500 mA (absolute maximum). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | SOT-23 |
| Category | Transistors/Thyristors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| collector-base voltage | VCBO | -50 | V | open emitter | 2 | ||
| collector-emitter voltage | VCEO | -50 | V | open base | 2 | ||
| emitter-base voltage | VEBO | -10 | V | open collector | 2 | ||
| input voltage | VI | -12 | 10 | V | 2 | ||
| output current | IO | -500 | mA | 2 | |||
| total power dissipation | Ptot | 250 | mW | Tamb ≤ 25 °C | 2 | ||
| junction temperature | Tj | 150 | °C | 2 | |||
| ambient temperature | Tamb | -65 | 150 | °C | 2 | ||
| storage temperature | Tstg | -65 | 150 | °C | 2 | ||
| thermal resistance from junction to ambient | Rth(j-a) | 500 | K/W | in free air | 3 | ||
| collector-base cut-off current | ICBO | -100 | nA | VCB = -40 V; IE = 0 A; Tamb = 25 °C | 3 | ||
| collector-emitter cut-off current | ICEO | -0.5 | µA | VCE = -50 V; IB = 0 A; Tamb = 25 °C | 3 | ||
| emitter-base cut-off current | IEBO | -2 | mA | VEB = -5 V; IC = 0 A; Tamb = 25 °C | 3 | ||
| DC current gain | hFE | 40 | VCE = -5 V; IC = -50 mA; Tamb = 25 °C | 3 | |||
| collector-emitter saturation voltage | VCEsat | -0.3 | V | IC = -50 mA; IB = -2.5 mA; Tamb = 25 °C | 3 | ||
| off-state input voltage | VI(off) | -0.6 | -1.1 | -1.8 | V | VCE = -5 V; IC = -100 µA; Tamb = 25 °C | 3 |
| on-state input voltage | VI(on) | -1 | -1.5 | -2 | V | VCE = -0.3 V; IC = -20 mA; Tamb = 25 °C | 3 |
| bias resistor 1 (input) | R1 | 1.54 | 2.2 | 2.86 | kΩ | 3 | |
| bias resistor ratio R2/R1 | R2/R1 | 0.9 | 1 | 1.1 | Tamb = 25 °C | 3 |
CAD (KiCad official)
- Symbol:
PDTB123ET - Footprint:
Package_TO_SOT_SMD:SOT-23 - 3D model: SOT-23 (KiCad packages3D, STEP)
- 3D model files:
pdtb123et-etched.step/pdtb123et-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pdtb123et.step/pdtb123et.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (8 pp, sha256
a57e3d54e68bd251, retrieved 2026-10-17, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).