Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PDTA143XT

Nexperia · Digital Transistors · SOT-23

PDTA143XT from Nexperia, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I input Input pin (base) of the built-in transistor, with a bias resistor R1 = 4.7 kΩ (3.3 to 6.1 kΩ) on this input and an input voltage limited to -20 V to 7 V.
2 G power_in Ground pin (emitter of the built-in transistor), used as the GND reference; the emitter-base voltage is limited to -7 V (VEBO).
3 O output Output pin (collector of the built-in transistor), rated for an output current of -100 mA and a collector-emitter voltage of -50 V (VCEO).

Key specifications

Parameter Value
Manufacturer Nexperia
Package SOT-23
Category Transistors/Thyristors
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Collector-base voltage VCBO -50 V open emitter 3
Collector-emitter voltage VCEO -50 V open base 3
Emitter-base voltage VEBO -7 V open collector 3
Input voltage VI -20 7 V 3
Output current IO -100 mA 3
Total power dissipation Ptot 250 mW Tamb ≤ 25 °C [1] 3
Junction temperature Tj 150 °C 3
Ambient temperature Tamb -65 150 °C 3
Storage temperature Tstg -65 150 °C 3
Thermal resistance junction to ambient Rth(j-a) 500 K/W in free air [1] 4
Collector-base breakdown voltage V(BR)CBO -50 V IC = -100 A; IE = 0 A; Tamb = 25 °C 5
Collector-emitter breakdown voltage V(BR)CEO -50 V IC = 2 mA; Tamb = 25 °C 5
Collector-base cut-off current ICBO -100 nA VCB = -50 V; IE = 0 A; Tamb = 25 °C 5
Collector-emitter cut-off current ICEO -1 µA VCE = -30 V; IB = 0 A; Tamb = 25 °C 5
Collector-emitter cut-off current ICEO -5 µA VCE = -30 V; IB = 0 A; Tj = 150 °C 5
Emitter-base cut-off current IEBO -600 µA VEB = -5 V; IC = 0 A; Tamb = 25 °C 5
DC current gain hFE 50 VCE = -5 V; IC = -10 mA; Tamb = 25 °C 5
Collector-emitter saturation voltage VCEsat -100 mV IC = -10 mA; IB = -0.5 mA; Tamb = 25 °C 5
Off-state input voltage VI(off) -0.9 -0.3 V VCE = -5 V; IC = -100 µA; Tamb = 25 °C 5
On-state input voltage VI(on) -2.5 -1.5 V VCE = -0.3 V; IC = -20 mA; Tamb = 25 °C 5
Bias resistor 1 (input) R1 3.3 4.7 6.1 kΩ 5
Bias resistor ratio R2/R1 1.7 2.1 2.6 Tamb = 25 °C 5
Collector capacitance Cc 3 pF VCB = -10 V; IE = 0 A; ie = 0 A; f = 1 MHz; Tamb = 25 °C 5
Bias resistor 2 (nominal, built-in) R2 10 kΩ 7

CAD (KiCad official)

  • Symbol: PDTA143XT
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: pdta143xt-etched.step / pdta143xt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pdta143xt.step / pdta143xt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Nexperia datasheet (12 pp, sha256 d464ccd1f322b187, retrieved 2026-10-17, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF