component
PCM9211PTR
Public Made by Adomby adom
Texas Instruments Audio Interface ICs, TQFP-48(7x7). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownPCM9211PTR
Texas Instruments · Audio Interface ICs · TQFP-48(7x7)
PCM9211PTR from Texas Instruments, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | ERROR/INT0 | output | DIR error detection output or interrupt 0 output; function selected via register 20h/ERRSEL |
| 2 | NPCM/INT1 | output | DIR non-PCM detection output or interrupt 1 output; function selected via register 20h/NPCMSEL |
| 3 | MPIO_A0 | bidirectional | Multipurpose I/O pin group A, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 4 | MPIO_A1 | bidirectional | Multipurpose I/O pin group A, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 5 | MPIO_A2 | bidirectional | Multipurpose I/O pin group A, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 6 | MPIO_A3 | bidirectional | Multipurpose I/O pin group A, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 7 | MPIO_C0 | bidirectional | Multipurpose I/O pin group C, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 8 | MPIO_C1 | bidirectional | Multipurpose I/O pin group C, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 9 | MPIO_C2 | bidirectional | Multipurpose I/O pin group C, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 10 | MPIO_C3 | bidirectional | Multipurpose I/O pin group C, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 11 | MPIO_B0 | bidirectional | Multipurpose I/O pin group B, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 12 | MPIO_B1 | bidirectional | Multipurpose I/O pin group B, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 13 | MPIO_B2 | bidirectional | Multipurpose I/O pin group B, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 14 | MPIO_B3 | bidirectional | Multipurpose I/O pin group B, 5V tolerant Schmitt trigger input with configurable signal output function per register 6Fh |
| 15 | MPO0 | output | Multipurpose output 0; configurable output signal per register 78h/MPO0SEL[3:0] |
| 16 | MPO1 | output | Multipurpose output 1; configurable output signal per register 78h/MPO1SEL[3:0] |
| 17 | DOUT | output | Main output port serial digital audio data output; changes on falling edge of BCK |
| 18 | LRCK | output | Main output port LR clock output; left/right channel word clock at frequency fS |
| 19 | BCK | output | Main output port bit clock output at 64fS; typical range 0.448 to 13.824 MHz |
| 20 | SCKO | output | Main output port system clock output at 128fS, 256fS, or 512fS; typical range 0.896 to 55.296 MHz |
| 21 | DGND | power_in | Ground for digital circuitry; must be connected to ground plane |
| 22 | DVDD | power_in | Power supply for digital circuitry; 3.3V nominal (2.9V to 3.6V) with minimum 0.1µF and 10µF bypass capacitors |
| 23 | MDO/ADR0 | bidirectional | SPI data output or I2C slave address bit 0; open-drain configuration in I2C mode, 5V tolerant |
| 24 | MDI/SDA | bidirectional | SPI data input or I2C serial data line; open-drain configuration in I2C mode, 5V tolerant Schmitt trigger input |
| 25 | MC/SCL | input | SPI clock input or I2C serial clock line; 5V tolerant Schmitt trigger input |
| 26 | MS/ADR1 | input | SPI chip select or I2C slave address bit 1; active low, 5V tolerant Schmitt trigger input |
| 27 | MODE | input | Control mode setting pin; selects SPI or I2C interface, sampled at power-on reset or external reset |
| 28 | RXIN7/ADIN0 | input | S/PDIF biphase signal input 7 or AUXIN0 serial audio data input; 5V tolerant Schmitt trigger |
| 29 | RXIN6/ALRCKI0 | input | S/PDIF biphase signal input 6 or AUXIN0 LR clock input; 5V tolerant Schmitt trigger |
| 30 | RXIN5/ABCKI0 | input | S/PDIF biphase signal input 5 or AUXIN0 bit clock input; 5V tolerant Schmitt trigger |
| 31 | RXIN4/ASCKI0 | input | S/PDIF biphase signal input 4 or AUXIN0 system clock input; 5V tolerant Schmitt trigger |
| 32 | RXIN3 | input | S/PDIF biphase signal input 3; 5V tolerant Schmitt trigger input |
| 33 | RXIN2 | input | S/PDIF biphase signal input 2; default DIR input, 5V tolerant Schmitt trigger |
| 34 | RST | input | Reset input active low with internal 50kΩ pulldown; 5V tolerant Schmitt trigger, minimum pulse width 1µs |
| 35 | RXIN1 | input | S/PDIF biphase signal input 1 with built-in coaxial amplifier; minimum 0.15VPP, 5V tolerant |
| 36 | VDDRX | power_in | Power supply for RXIN0 and RXIN1 coaxial input amplifiers; 3.3V nominal (2.9V to 3.6V) |
| 37 | RXIN0 | input | S/PDIF biphase signal input 0 with built-in coaxial amplifier; minimum 0.15VPP, 5V tolerant |
| 38 | GNDRX | power_in | Ground for S/PDIF coaxial input amplifier circuits |
| 39 | XTI | input | Oscillator circuit input for 24.576MHz crystal resonator or external CMOS clock; Schmitt trigger input |
| 40 | XTO | output | Oscillator circuit output for crystal resonator connection; no external loads permitted |
| 41 | AGND | power_in | Ground for PLL analog and DIR analog circuits; must connect closely to device |
| 42 | VCC | power_in | Analog power supply for PLL and DIR circuits; 3.3V nominal (2.9V to 3.6V) with low noise and ripple |
| 43 | FILT | output | External PLL loop filter connection terminal; requires RC filter with R=680Ω, C1=0.068µF, C2=0.0047µF |
| 44 | VCOM | output | ADC common voltage output at 0.5VCCAD with 7-12.5kΩ output impedance; must connect external decoupling capacitor |
| 45 | AGNDAD | power_in | Ground for ADC analog circuits |
| 46 | VCCAD | power_in | Analog power supply for ADC circuits; 5.0V nominal (4.5V to 5.5V) with minimum 0.1µF and 10µF bypass capacitors |
| 47 | VINL | input | ADC analog voltage input left channel; 0.6VCCAD VPP at 10kΩ input impedance with anti-aliasing filter |
| 48 | VINR | input | ADC analog voltage input right channel; 0.6VCCAD VPP at 10kΩ input impedance with anti-aliasing filter |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TQFP-48(7x7) |
| Category | Interface |
| Pins | 48 |
CAD (KiCad official)
- Symbol:
PCM9211PTR - Footprint:
Package_QFP:TQFP-48_7x7mm_P0.5mm - 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)
- 3D model files:
pcm9211ptr-etched.step/pcm9211ptr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pcm9211ptr.step/pcm9211ptr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (134 pp, sha256
ebae63bdf93d4d5e, retrieved 2026-09-22, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).