component

PCM3070IRHBR

Public Made by Adom

by adom

Texas Instruments Audio Interface ICs, VQFN-32(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacepcm3070irhbrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PCM3070IRHBR

Texas Instruments · Audio Interface ICs · VQFN-32(5x5)

PCM3070IRHBR from Texas Instruments, in a VQFN-32(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MCLK input Master clock input that can drive the PLL and codec clock inputs simultaneously.
2 BCLK bidirectional Primary audio serial data bus bit clock; it can also drive the PLL, codec clock and audio interface bit clock inputs simultaneously.
3 WCLK bidirectional Primary audio serial data bus word clock.
4 DIN/MFP1 input Primary audio serial data bus data input; secondary MFP1 function is a general-purpose clock input or general-purpose input.
5 DOUT/MFP2 output Primary audio serial data bus data output; secondary MFP2 functions include general-purpose output, clock output, INT1/INT2 output and secondary audio bus outputs.
6 IOVDD power_in IO voltage supply, specified as 1.1 V to 3.6 V in the pin table.
7 IOVSS power_in IO ground supply.
8 SCLK/MFP3 input SPI serial clock when SPI_SELECT = 1; when SPI_SELECT = 0 it serves the MFP3 secondary audio bus clock/word clock inputs or general-purpose input.
9 SCL/SS input I2C serial clock when SPI_SELECT = 0; SPI chip-select signal when SPI_SELECT = 1.
10 SDA/MOSI input I2C serial data input when SPI_SELECT = 0; SPI serial data input (MOSI) when SPI_SELECT = 1.
11 MISO/MFP4 output SPI serial data output when SPI_SELECT = 1; when SPI_SELECT = 0 it serves MFP4 functions such as general-purpose output, CLKOUT, INT1/INT2 or audio bus outputs.
12 SPI_SELECT input Control mode select: 1 = SPI, 0 = I2C.
13 IN1_L input Multifunction analog input: Line 1 left in single-ended configuration, or negative differential line input in differential configuration as printed.
14 IN1_R input Multifunction analog input: Line 1 right in single-ended configuration, or positive differential line input in differential configuration.
15 IN2_L input Multifunction analog input: Line 2 left in single-ended configuration, or positive left differential input.
16 IN2_R input Multifunction analog input: Line 2 right in single-ended configuration, or negative left differential input.
17 AVSS power_in Analog ground supply.
18 REF output Reference voltage output for filtering.
19 NC unconnected Not connected; do not connect.
20 IN3_L input Multifunction analog input: Line 3 left in single-ended configuration, or left positive / right negative differential input.
21 IN3_R input Multifunction analog input: Line 3 right in single-ended configuration, or left negative / right positive differential input.
22 LOL output Left line output.
23 LOR output Right line output.
24 AVDD power_in Analog voltage supply, 1.5 V to 1.95 V; input when the A-LDO is disabled and filtering output when the A-LDO is enabled.
25 HPL output Left high-power output driver.
26 LDOIN/HPVDD power_in LDO input supply and headphone power supply, 1.9 V to 3.6 V.
27 HPR output Right high-power output driver.
28 DVSS power_in Digital ground and chip-substrate connection.
29 DVDD power_in Digital voltage supply, 1.26 V to 1.95 V when LDO_SELECT = 0 (D-LDO disabled); filtering output when LDO_SELECT = 1 (D-LDO enabled).
30 LDO_SELECT input D-LDO enable signal: 1 = D-LDO enabled, 0 = D-LDO disabled.
31 RESET input Reset, active low.
32 GPIO/MFP5 input General-purpose digital IO; secondary MFP5 functions include CLKOUT, INT1/INT2, ADC word clock output and secondary audio bus clock/word clock outputs.
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32(5x5)
Category Interface
Pins 33

CAD (KiCad official)

  • Symbol: PCM3070IRHBR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32(5x5) (KiCad packages3D, STEP)
  • 3D model files: pcm3070irhbr-etched.step / pcm3070irhbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pcm3070irhbr.step / pcm3070irhbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 9974ff8c4211f488, retrieved 2026-10-11, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF