Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

PCM1801U

Texas Instruments · ADCs/DACs - Special Purpose · SOIC-14

PCM1801U from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VINL input Left-channel analog input with a full-scale input of 2.828 Vp-p, a 2.1 V center voltage and 30 kΩ input impedance.
2 VINR input Right-channel analog input with a full-scale input of 2.828 Vp-p, a 2.1 V center voltage and 30 kΩ input impedance.
3 DGND power_in Digital ground, not internally connected to AGND, and should be connected directly to AGND under the package with low impedance.
4 VDD power_in Digital power supply, 4.5 V to 5.5 V (5 V nominal).
5 SCKI input System clock input (Schmitt-trigger, TTL family) that must be 256 fS, 384 fS, or 512 fS, with an 8.192 MHz to 24.576 MHz range.
6 BCK input Bit clock input (Schmitt-trigger) for the audio data interface, with a minimum BCK period of 300 ns.
7 LRCK input Sampling clock (word clock) input (Schmitt-trigger), which must be synchronized to SCKI, over a 4 kHz to 48 kHz sampling range.
8 DOUT output Audio data output, forced to zero during power-on reset, with a recommended load capacitance of 10 pF maximum.
9 BYPAS input HPF bypass control with a 100-kΩ typical internal pulldown; LOW enables the high-pass (dc cut) filter and HIGH bypasses it.
10 FMT input Audio data format select with a 100-kΩ typical internal pulldown; LOW selects 16-bit left-justified and HIGH selects 16-bit I2S.
11 VCC power_in Analog power supply, 4.5 V to 5.5 V (5 V nominal).
12 AGND power_in Analog ground, not internally connected to DGND.
13 VREF2 passive Reference 2 decoupling pin; a 4.7 µF tantalum capacitor is recommended from VREF2 to AGND, placed as close as possible to the pin.
14 VREF1 passive Reference 1 decoupling pin; a 4.7 µF tantalum capacitor is recommended from VREF1 to AGND, placed as close as possible to the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Data Acquisition
Pins 14

CAD (KiCad official)

  • Symbol: PCM1801U
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: pcm1801u-etched.step / pcm1801u-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pcm1801u.step / pcm1801u.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 cddeda6b088aefa3, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF