Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

PCM1681PWPR

Texas Instruments · Digital To Analog Converters (DAC) · TSSOP-28-EP

PCM1681PWPR from Texas Instruments, in a TSSOP-28-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ZR1/ZR1/FMT0 bidirectional Zero-flag output for SPI/I2C or format control input 0 for hardware mode, operates as Schmitt-trigger input in hardware mode.
2 MS/ADR/FMT1 input Mode select input for SPI, address input for I2C, or format control input 1 for hardware mode, 5-V tolerant Schmitt-trigger input.
3 MC/SCL/DEMP input Shift clock input for SPI, serial clock input for I2C, or de-emphasis control for hardware mode, 5-V tolerant Schmitt-trigger input.
4 MD/SDA/MUTE bidirectional Serial data input for SPI, serial data input/output for I2C with open-drain output, or mute control for hardware mode, 5-V tolerant.
5 SCK input System clock input with frequency of 128, 192, 256, 384, 512, 768, or 1152 times sampling frequency fS, 5-V tolerant Schmitt-trigger input.
6 DATA1 input Serial audio data input for VOUT1 and VOUT2 channels, 5-V tolerant Schmitt-trigger input.
7 BCK input Shift clock input for serial audio data, 5-V tolerant Schmitt-trigger input.
8 LRCK input Left and right clock input with frequency equal to sampling rate fS, 5-V tolerant Schmitt-trigger input.
9 VDD power_in Digital power supply, 3.3 V nominal with recommended operating range of 3.0 to 3.6 V.
10 DGND power_in Digital ground reference.
11 DATA2 input Serial audio data input for VOUT3 and VOUT4 channels, 5-V tolerant Schmitt-trigger input.
12 DATA3 input Serial audio data input for VOUT5 and VOUT6 channels, 5-V tolerant Schmitt-trigger input.
13 DATA4 input Serial audio data input for VOUT7 and VOUT8 channels, 5-V tolerant Schmitt-trigger input.
14 MSEL input Mode control select input determining I2C, SPI, or hardware control mode and oversampling configuration, VDD/2 biased quad state input.
15 VOUT8 output Right-channel audio output for DATA4, drives 3.75 VPP typical into 5 kΩ load, biased to 0.486 VCC DC voltage.
16 VOUT7 output Left-channel audio output for DATA4, drives 3.75 VPP typical into 5 kΩ load, biased to 0.486 VCC DC voltage.
17 VCC1 power_in Analog power supply, 5 V nominal with recommended operating range of 4.5 to 5.5 V.
18 AGND1 power_in Analog ground reference.
19 VOUT6 output Right-channel audio output for DATA3, drives 3.75 VPP typical into 5 kΩ load, biased to 0.486 VCC DC voltage.
20 VOUT5 output Left-channel audio output for DATA3, drives 3.75 VPP typical into 5 kΩ load, biased to 0.486 VCC DC voltage.
21 VOUT4 output Right-channel audio output for DATA2, drives 3.75 VPP typical into 5 kΩ load, biased to 0.486 VCC DC voltage.
22 VOUT3 output Left-channel audio output for DATA2, drives 3.75 VPP typical into 5 kΩ load, biased to 0.486 VCC DC voltage.
23 VCC2 power_in Analog power supply, 5 V nominal with recommended operating range of 4.5 to 5.5 V.
24 AGND2 power_in Analog ground reference.
25 VCOM output Common voltage output biased to VCC/2, requires 10 μF bypassing capacitor to analog ground.
26 VOUT2 output Right-channel audio output for DATA1, drives 3.75 VPP typical into 5 kΩ load, biased to 0.486 VCC DC voltage.
27 VOUT1 output Left-channel audio output for DATA1, drives 3.75 VPP typical into 5 kΩ load, biased to 0.486 VCC DC voltage.
28 ZR2 output Zero-flag output 2 indicating zero detection on assigned channel combinations selected by AZRO bits.
29 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-28-EP
Category Data Acquisition
Pins 29

CAD (KiCad official)

  • Symbol: PCM1681PWPR
  • Footprint: Package_SO:TSSOP-28-1EP_4.4x9.7mm_P0.65mm_EP2.85x6.7mm
  • 3D model: TSSOP-28-EP (KiCad packages3D, STEP)
  • 3D model files: pcm1681pwpr-etched.step / pcm1681pwpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pcm1681pwpr.step / pcm1681pwpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (46 pp, sha256 a111585ea2f64b35, retrieved 2026-09-26, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF