component
PCF85163M
Public Made by Adomby adom
HGSEMI Real Time Clocks, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPCF85163M
HGSEMI · Real Time Clocks · SOP-8
PCF85163M from HGSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OSCI | input | Oscillator input for the 32.768 kHz crystal, where an optional trimmer capacitor Ctrim may be connected; the OSCI input voltage is limited to -0.5 V to VDD+0.5 V. |
| 2 | OSCO | output | Oscillator output for the 32.768 kHz crystal, with an internal single-side load capacitance COSCO of 15 to 35 pF (typical 25 pF). |
| 3 | INT | output | Open-drain interrupt output driven by the alarm and timer interrupt sources (enabled by AIE and TIE); the absolute maximum DC output current for all output pins is ±10 mA. |
| 4 | VSS | power_in | Ground reference pin at 0 V. |
| 5 | SDA | bidirectional | Serial data I/O of the I2C bus, open-drain, with input high at 0.7VDD minimum and input low at 0.3VDD maximum, supporting bus speeds up to 400 kHz. |
| 6 | SCL | input | Serial clock input of the I2C bus, supporting clock frequencies up to 400 kHz, with input high at 0.7VDD minimum and input low at 0.3VDD maximum. |
| 7 | CLKOUT | output | Open-drain programmable clock output selectable as 32.768 kHz (default), 1024 Hz, 32 Hz or 1 Hz and enabled or disabled through the FE bit; the absolute maximum DC output current for all output pins is ±10 mA. |
| 8 | VDD | power_in | Positive power supply, with an operating range of 1.0 V to 5.5 V (1.8 V to 5.5 V for valid I2C bus operation) and an absolute maximum of -0.5 V to +6.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | HGSEMI |
| Package | SOP-8 |
| Category | Clock/Timing |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VDD | -0.5 | 6.5 | V | 3 | ||
| Supply current | IDD | -50 | 50 | mA | 3 | ||
| SCL and SDA input voltage | VI | -0.5 | 6.5 | V | 3 | ||
| OSCI pin input voltage | -0.5 | V | 3 | ||||
| CLKOUT and INT output voltage | VO | -0.5 | 6.5 | V | 3 | ||
| DC input current | II | -10 | 10 | mA | 3 | ||
| DC output current | IO | -10 | 10 | mA | 3 | ||
| Total power dissipation | P | 300 | mW | 3 | |||
| Operating temperature | TA | -40 | 85 | ℃ | 3 | ||
| Storage temperature | TS | -55 | 125 | ℃ | 3 | ||
| Lead temperature (soldering) | TLEAD | 245 | ℃ | 焊接 10s | 3 | ||
| Supply voltage, I2C bus valid | VDD | 1.8 | 5.5 | V | I2C 总线有效，f=400kHz | 4 | |
| Supply voltage, I2C bus failure | VDD | 1 | 5.5 | V | I2C 总线失效，TA=25℃ | 4 | |
| Operating voltage for reliable clock/calendar data | Vlow | 5.5 | V | TA=25℃ | 4 | ||
| Operating current 1 (CLKOUT enabled) | IDD1 | 800 | µA | CLKOUT 有效（FE=1），fSCL=400kHz | 4 | ||
| Operating current 1 (CLKOUT enabled) | IDD1 | 200 | µA | CLKOUT 有效（FE=1），fSCL=100kHz | 4 | ||
| Operating current 2 (CLKOUT disabled) | IDD2 | 550 | 800 | nA | CLKOUT 禁止（FE=0），fSCL=0Hz，TA=25℃，VDD=5.0V | 4 | |
| Operating current 2 (CLKOUT disabled) | IDD2 | 250 | 650 | nA | CLKOUT 禁止（FE=0），fSCL=0Hz，TA=25℃，VDD=3.0V | 4 | |
| Operating current 2 (CLKOUT disabled) | IDD2 | 200 | 500 | nA | CLKOUT 禁止（FE=0），fSCL=0Hz，TA=25℃，VDD=2.0V | 4 | |
| Operating current 2 (CLKOUT disabled) | IDD2 | 700 | 950 | nA | CLKOUT 禁止（FE=0），fSCL=0Hz，TA=-40～+85℃，VDD=5.0V | 4 | |
| Operating current 2 (CLKOUT disabled) | IDD2 | 600 | 900 | nA | CLKOUT 禁止（FE=0），fSCL=0Hz，TA=-40～+85℃，VDD=3.0V | 4 | |
| Operating current 2 (CLKOUT disabled) | IDD2 | 550 | 850 | nA | CLKOUT 禁止（FE=0），fSCL=0Hz，TA=-40～+85℃，VDD=2.0V | 4 | |
| Operating current 3 (CLKOUT 32.768kHz) | IDD3 | 900 | 1600 | nA | CLKOUT=32.768kHz，fSCL=0Hz，TA=25℃，VDD=5.0V | 4 | |
| Operating current 3 (CLKOUT 32.768kHz) | IDD3 | 650 | 1000 | nA | CLKOUT=32.768kHz，fSCL=0Hz，TA=25℃，VDD=3.0V | 4 | |
| Operating current 3 (CLKOUT 32.768kHz) | IDD3 | 525 | 800 | nA | CLKOUT=32.768kHz，fSCL=0Hz，TA=25℃，VDD=2.0V | 4 | |
| Operating current 3 (CLKOUT 32.768kHz) | IDD3 | 1200 | 1800 | nA | CLKOUT=32.768kHz，fSCL=0Hz，TA=-40～+85℃，VDD=5.0V | 4 | |
| Operating current 3 (CLKOUT 32.768kHz) | IDD3 | 950 | 1200 | nA | CLKOUT=32.768kHz，fSCL=0Hz，TA=-40～+85℃，VDD=3.0V | 4 | |
| Operating current 3 (CLKOUT 32.768kHz) | IDD3 | 750 | 900 | nA | CLKOUT=32.768kHz，fSCL=0Hz，TA=-40～+85℃，VDD=2.0V | 4 | |
| Input leakage current | ILI | -1 | 0 | 1 | µA | VI=VDD 或 VSS | 4 |
| Input capacitance | CI | 7 | pF | [3] 在样品基础上测试 | 4 | ||
| SDA low-level output current | IOLS | -3 | mA | VOL=0.4V，VDD=5.0V | 4 | ||
| INT low-level output current | IOLI | -1 | mA | VOL=0.4V，VDD=5.0V | 4 | ||
| CLKOUT low-level output current | IOLC | -1 | mA | VOL=0.4V，VDD=5.0V | 4 | ||
| CLKOUT high-level output current | IOHC | 1 | mA | VOL=4.6V，VDD=5.0V | 4 | ||
| Output leakage current | ILO | -1 | 0 | 1 | µA | VO=VDD 或 VSS | 4 |
| OSCO internal load capacitance | COSCO | 15 | 25 | 35 | pF | OSCO 内部电容 | 5 |
| Crystal series resistance | RS | 100 | kΩ | 5 | |||
| Crystal parallel load capacitance | CL | 7 | 12.5 | pF | 并联关系[1] | 5 | |
| Trim capacitance on OSCI | Ctrim | 5 | 25 | pF | 外接在 OSCI 电容 | 5 | |
| SCL clock frequency | fSCL | 400 | kHz | 5 | |||
| START condition hold time | tHDSTA | 0.6 | µs | 5 | |||
| Repeated START condition setup time | tSUSTA | 0.6 | µs | 5 | |||
| SCL low period | tLOW | 1.3 | µs | 5 | |||
| SCL high period | tHIGH | 0.6 | µs | 5 | |||
| SCL and SDA rise time | tr | 0.3 | µs | 5 | |||
| SCL and SDA fall time | tf | 0.3 | µs | 5 | |||
| Bus load capacitance | Cb | 400 | pF | 5 | |||
| Data setup time | tSUDAT | 100 | ns | 5 | |||
| Data hold time | tHDDAT | 0 | ns | 5 | |||
| STOP condition setup time | tSUSTO | 0.6 | µs | 5 | |||
| Acceptable bus spike width | tSW | 50 | ns | 5 |
CAD (KiCad official)
- Symbol:
PCF85163M - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
pcf85163m-etched.step/pcf85163m-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pcf85163m.step/pcf85163m.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: HGSEMI datasheet (21 pp, sha256
32b82fe8646f4135, retrieved 2026-10-18, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).