Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

PCA9548APWR

Texas Instruments · Interface - Specialized · TSSOP-24

PCA9548APWR from Texas Instruments, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Hardware I2C address input 0. Tie directly to VCC or GND to set the LSB of the device address. Static logic input, no internal pull.
2 A1 input Hardware I2C address input 1. Tie directly to VCC or GND to set an address bit. Static logic input, no internal pull.
3 RESET input Active-low reset input. Pulling low (>=6 ns pulse) resets the I2C/SMBus state machine and deselects all channels. Tie to VCC through a pull-up resistor if unused. VIH >= 0.7*VCC.
4 SD0 bidirectional Channel 0 serial data. Downstream I2C SDA line for channel 0, open-drain. Connect to VCC through an external pull-up resistor; 5 V tolerant.
5 SC0 bidirectional Channel 0 serial clock. Downstream I2C SCL line for channel 0, open-drain. Connect to VCC through an external pull-up resistor; 5 V tolerant.
6 SD1 bidirectional Channel 1 serial data. Downstream I2C SDA line for channel 1, open-drain. Connect to VCC through an external pull-up resistor.
7 SC1 bidirectional Channel 1 serial clock. Downstream I2C SCL line for channel 1, open-drain. Connect to VCC through an external pull-up resistor.
8 SD2 bidirectional Channel 2 serial data. Downstream I2C SDA line for channel 2, open-drain. Connect to VCC through an external pull-up resistor.
9 SC2 bidirectional Channel 2 serial clock. Downstream I2C SCL line for channel 2, open-drain. Connect to VCC through an external pull-up resistor.
10 SD3 bidirectional Channel 3 serial data. Downstream I2C SDA line for channel 3, open-drain. Connect to VCC through an external pull-up resistor.
11 SC3 bidirectional Channel 3 serial clock. Downstream I2C SCL line for channel 3, open-drain. Connect to VCC through an external pull-up resistor.
12 GND power_in Ground reference for the device. Tie to system ground.
13 SD4 bidirectional Channel 4 serial data. Downstream I2C SDA line for channel 4, open-drain. Connect to VCC through an external pull-up resistor.
14 SC4 bidirectional Channel 4 serial clock. Downstream I2C SCL line for channel 4, open-drain. Connect to VCC through an external pull-up resistor.
15 SD5 bidirectional Channel 5 serial data. Downstream I2C SDA line for channel 5, open-drain. Connect to VCC through an external pull-up resistor.
16 SC5 bidirectional Channel 5 serial clock. Downstream I2C SCL line for channel 5, open-drain. Connect to VCC through an external pull-up resistor.
17 SD6 bidirectional Channel 6 serial data. Downstream I2C SDA line for channel 6, open-drain. Connect to VCC through an external pull-up resistor.
18 SC6 bidirectional Channel 6 serial clock. Downstream I2C SCL line for channel 6, open-drain. Connect to VCC through an external pull-up resistor.
19 SD7 bidirectional Channel 7 serial data. Downstream I2C SDA line for channel 7, open-drain. Connect to VCC through an external pull-up resistor.
20 SC7 bidirectional Channel 7 serial clock. Downstream I2C SCL line for channel 7, open-drain. Connect to VCC through an external pull-up resistor.
21 A2 input Hardware I2C address input 2. Tie directly to VCC or GND to set an address bit. Static logic input, no internal pull.
22 SCL bidirectional Upstream (master-side) I2C serial clock bus. Open-drain; connect to VCC through an external pull-up resistor. Supports up to 400 kHz.
23 SDA bidirectional Upstream (master-side) I2C serial data bus. Open-drain; connect to VCC through an external pull-up resistor.
24 VCC power_in Positive supply voltage input. Operating range 2.3 V to 5.5 V. Decouple locally to GND (typ. 0.1 uF).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-24
Category Interface
Pins 24

Ordering variants

Same part, different packaging or reel option.

  • PCA9548APWR
  • PCA9548APWRDB
  • PCA9548APWRDBR
  • PCA9548APWRDGV
  • PCA9548APWRDGVR
  • PCA9548APWRDW
  • PCA9548APWRDWR
  • PCA9548APWRRGE
  • PCA9548APWRRGER

CAD (KiCad official)

  • Symbol: PCA9548APWR
  • Footprint: Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm
  • 3D model: TSSOP-24 (KiCad packages3D, STEP)
  • 3D model files: pca9548apwr-etched.step / pca9548apwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pca9548apwr.step / pca9548apwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 b2238acf0fecd58c, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF