Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

PCA82C251M

HGSEMI · CAN Transceivers · SOP-8

PCA82C251M from HGSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TXD input Transmit data input that drives the bus dominant when LOW and recessive when HIGH, with an internal pull-up to VCC, VIH of 2 V to VCC+0.3 V and VIL of -0.3 V to 0.8 V, and a dominant timeout (tdom 300 µs to 1000 µs) that disables the transceiver if TXD is held LOW too long.
2 GND power_in Ground reference pin for the transceiver; all voltages are referenced to this pin.
3 VCC power_in Supply voltage pin, with a recommended operating range of 4.75 V to 5.25 V and an absolute maximum rating of -0.3 V to 6 V (no time limit).
4 RXD output Receive data output that reflects the bus state (HIGH when recessive, LOW when dominant), with VOH of at least VCC-0.4 V at -0.4 mA in normal mode and a maximum DC voltage of VCC+0.3 V, and which becomes floating when VCC is lost.
5 SPLIT power_out Common-mode voltage regulator output that is active only in normal mode, sets the recessive bus common mode to 0.5 VCC (range 0.3 VCC to 0.7 VCC for -500 µA < IO < 500 µA), and is left floating in standby mode; its DC voltage must stay within -27 V to 40 V.
6 CANL bidirectional Low-level CAN bus line that carries the differential signal with a dominant output voltage of 0.5 V to 1.75 V (typ. 1.4 V) when TXD is LOW, and whose bus pin is protected to -27 V to 40 V DC.
7 CANH bidirectional High-level CAN bus line that carries the differential signal with a dominant output voltage of 3 V to 4.25 V (typ. 3.6 V) when TXD is LOW, and whose bus pin is protected to -27 V to 40 V DC.
8 STB input Standby mode control input where LOW selects normal mode and HIGH selects standby mode, with an internal pull-up to VCC, VIH of 2 V to VCC+0.3 V and VIL of -0.3 V to 0.8 V.

Key specifications

Parameter Value
Manufacturer HGSEMI
Package SOP-8
Category Interface
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Standby supply current ICC 5 10 15 µA Standby mode 5
Supply current, normal mode recessive ICC 2.5 5 10 mA Normal mode: recessive, VTXD = VCC 5
Supply current, normal mode dominant ICC 30 50 70 mA Normal mode: dominant, VTXD = 0 V 5
TXD high-level input voltage VIH 2 V 5
TXD low-level input voltage VIL -0.3 0.8 V 5
TXD high-level input current IIH -5 0 5 µA VTXD = VCC 5
TXD low-level input current IIL -100 -200 -300 µA Normal mode: VTXD = 0 V 5
TXD input capacitance GI 5 10 pF Not tested 5
STB high-level input voltage VIH 2 V 5
STB low-level input voltage VIL -0.3 0.8 V 5
STB low-level input current IIL -1 -4 -10 µA VSTB = 0 V 5
RXD high-level output current IOH -0.1 -0.4 -1 mA Normal mode: VRXD = VCC − 0.4 V 5
RXD low-level output current IOL 2 6 20 mA VRXD = 0.4 V 5
SPLIT leakage current /IL/ 0 5 µA Standby mode: −22 V < VSPLIT < 35 V 5
CANH dominant output voltage V(CANH)(dom) 3 3.6 4.25 V VTXD = 0 V 5
CANL dominant output voltage V(CANL)(dom) 0.5 1.4 1.75 V VTXD = 0 V 5
Dominant output voltage matching VO(Dom)(m) -100 0 150 mV 6
Differential bus output voltage, dominant VO(dif)(bus) 1.5 3 V VTXD = 0 V; dominant; 45 Ω < RL < 65 Ω 6
Differential bus output voltage, recessive VO(dif)(bus) -50 50 mV VTXD = VCC; recessive; no load 6
CANL recessive output voltage, normal mode V(CANL)(reces) 2 3 V Normal mode: VTXD = VCC; no load 6
CANL recessive output voltage, standby mode V(CANL)(reces) -0.1 0 0.1 V Standby mode; no load 6
CANH short-circuit output current IO(CANH)(sc) -40 -70 -95 mA VTXD = 0 V; VCANH = 0 V 6
CANL short-circuit output current IO(CANL)(sc) 40 70 100 mA VTXD = 0 V; VCANL = 40 V 6
CANL recessive output current IO(CANL)(reces) -2.5 2.5 mA −27 V < VCAN < 32 V 6
Differential receiver threshold voltage, normal mode Vdif(th) 0.5 0.7 0.9 V Normal mode; −12 V < VCANH < 12 V; −12 V < VCANL < 12 V 6
Differential receiver threshold voltage, standby mode Vdif(th) 0.5 0.7 1.15 V Standby mode 6
Differential receiver hysteresis voltage Vdif(hys) 50 70 100 mV Normal mode; −12 V < VCANH < 12 V; −12 V < VCANL < 12 V 6
Input leakage current ILI -5 0 5 µA VCC = 0 V; VCANH = VCANL = 5 V 6
Common-mode input impedance Ri(cm) 15 25 35 kΩ Normal/standby mode 6
Common-mode input impedance matching Ri(cm)(m) -3 0 3 % VCANH = VCANL 6
Differential input impedance Ri(dif) 25 50 75 kΩ Normal/standby mode 6
Common-mode input capacitance Ci(cm) 20 pF VTXD = VCC; not tested 6
Differential input capacitance Ci(dif) 10 pF VTXD = VCC; not tested 6
TXD to bus-active delay td(TXD-BUSon) 25 70 110 ns Normal mode 6
TXD to bus-inactive delay td(TXD-BUSoff) 10 50 95 ns 6
Bus-active to RXD delay td(BUSon-RXD) 15 65 115 ns 6
Bus-inactive to RXD delay td(BUSoff-RXD) 35 100 160 ns 6
TXD to RXD propagation delay tPD(TXD-RXD) 40 255 ns VSTB = 0 V 7
TXD dominant timeout tdom(TXD) 300 600 1000 µs VTXD = 0 V 7
Dominant time for wake-up via bus tBUS 0.75 1.75 5 µs Standby mode 7
Standby-to-normal mode delay td(stb-norm) 5 7.5 10 µs Normal mode 7
Thermal shutdown junction temperature Tj(sd) 155 165 180 ℃ 7
Supply voltage VCC, no time limit VCC -0.3 6 V No time limit 4
DC voltage on TXD pin VTXD -0.3 V 4
DC voltage on RXD pin VRXD -0.3 V 4
DC voltage on STB pin VSTB -0.3 V 4
DC voltage on CANH pin VCANH -27 40 V 0 < VCC < 5.25 V; no time limit 4
DC voltage on CANL pin VCANL -27 40 V 0 < VCC < 5.25 V; no time limit 4
DC voltage on SPLIT pin VSPLIT -27 40 V 0 < VCC < 5.25 V; no time limit 4
Transient voltage on CANL, CANH and SPLIT VTRT -200 200 V Per ISO 7637 4
ESD voltage, human body model, CANL/CANH/SPLIT VESD -6 6 kV Human body model; note 1 4
ESD voltage, human body model, other pins VESD -4 4 kV Human body model; note 1 4
ESD voltage, machine model VESD -200 200 V Machine model; note 2 4
Actual junction temperature TVJ -40 150 ℃ Note 3 4
Storage temperature TSTG -55 150 ℃ 4
Lead temperature, soldering TLEAD 245 ℃ 10 s soldering 4
Supply voltage operating range VCC 4.75 5.25 V 4

CAD (KiCad official)

  • Symbol: PCA82C251M
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: pca82c251m-etched.step / pca82c251m-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); pca82c251m.step / pca82c251m.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HGSEMI datasheet (11 pp, sha256 1792ded38b2966cc, retrieved 2026-10-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF