Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

P4SMA47CAHE3_A

Vishay Intertech · ESD And Surge Protection (TVS/ESD) · SMA(DO-214AC)

P4SMA47CAHE3_A from Vishay Intertech, in a SMA(DO-214AC). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 K passive Cathode: the banded/marked end per the datasheet; pad 1 of the KiCad diode footprint.
2 A passive Anode.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package SMA(DO-214AC)
Category Circuit Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Breakdown voltage VBR at IT (minimum) VBR 44.7 V at IT = 1.0 mA; 47A row, applies to bi-directional 47CA 2
Breakdown voltage VBR at IT (maximum) VBR 49.4 V at IT = 1.0 mA; 47A row, applies to bi-directional 47CA 2
Stand-off voltage VWM VWM 40.2 V stand-off (working) voltage as printed in the 47A row 2
Maximum reverse leakage at VWM ID 1 µA at VWM (40.2 V) 2
Maximum peak pulse current IPPM 6.2 A surge waveform per fig. 3, see note (2) 2
Maximum clamping voltage VC 64.8 V at IPPM 2
Maximum temperature coefficient of VBR 0.101 %/°C 2
Peak pulse power dissipation PPPM 400 W 10/1000 µs waveform, fig. 1; 300 W applies only above 91 V 1
Power dissipation on infinite heatsink PD 3.3 W infinite heatsink at TA = 50 °C 1
Operating junction and storage temperature range TJ, TSTG -65 150 °C operating junction and storage temperature range 1
Typical thermal resistance, junction to ambient air RθJA 120 °C/W mounted on minimum recommended pad layout 3
Typical thermal resistance, junction to lead RθJL 30 °C/W 3

CAD (KiCad official)

  • Symbol: P4SMA47CAHE3_A
  • Footprint: Diode_SMD:D_SMA
  • 3D model: SMA(DO-214AC) (KiCad packages3D, STEP)
  • 3D model files: p4sma47cahe3-a-etched.step / p4sma47cahe3-a-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); p4sma47cahe3-a.step / p4sma47cahe3-a.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (6 pp, sha256 63e69aece4f8bff0, retrieved 2026-10-14, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins, primary cathode-band convention (convention), consensus off (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF