Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

OPA170AIDR

Texas Instruments · Operational Amplifier · SOIC-8

OPA170AIDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection (can be left floating).
2 IN- input Negative (inverting) input of the op amp.
3 IN+ input Positive (noninverting) input of the op amp.
4 V- power_in Negative (lowest) power supply; supply range V+ to V- is 2.7 V to 36 V.
5 NC unconnected No internal connection (can be left floating).
6 OUT output Op amp output (rail-to-rail).
7 V+ power_in Positive (highest) power supply; supply range V+ to V- is 2.7 V to 36 V.
8 NC unconnected No internal connection (can be left floating).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Operational Amplifier/Comparator
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage 0 40 V 7
Single supply voltage 40 V 7
Signal input pin current -10 10 mA 7
Operating ambient temperature TA -55 150 °C 7
Junction temperature TJ 150 °C 7
Storage temperature Tstg -65 150 °C 7
Supply voltage (V+, V-) VS 2.7 36 V 7
Operating temperature TA -40 125 °C 7
Input offset voltage VOS -1.8 0.25 1.8 mV TA = 25°C 9
Input offset voltage VOS -2 2 mV TA = -40°C to +125°C 9
Input offset voltage drift dVOS/dT -2 0.3 2 µV/°C TA = -40°C to +125°C 9
Input offset voltage vs power supply PSRR -5 1 5 µV/V VS = 4 V to 36 V, TA = -40°C to +125°C 9
Input bias current IB -15 8 15 pA TA = 25°C 9
Input bias current IB -3.5 3.5 nA TA = -40°C to +125°C 9
Input offset current IOS -15 4 15 pA TA = 25°C 9
Input offset current IOS -3.5 3.5 nA TA = -40°C to +125°C 9
Common-mode rejection ratio CMRR 90 104 dB VS = ±2 V, (V-) - 0.1 V < VCM < (V+) - 2 V, TA = -40°C to +125°C 9
Common-mode rejection ratio CMRR 104 120 dB VS = ±18 V, (V-) - 0.1 V < VCM < (V+) - 2 V, TA = -40°C to +125°C 9
Open-loop voltage gain AOL 110 130 dB VS = 4 V to 36 V, (V-) + 0.35 V < VO < (V+) - 0.35 V, TA = -40°C to +125°C 9
Specified voltage range VS 2.7 36 V 10
Quiescent current per amplifier IQ 110 145 µA IO = 0 A; TA = 25°C 10
Quiescent current per amplifier IQ 155 µA IO = 0 A; TA = -40°C to +125°C 10
Short-circuit current ISC -20 17 mA 10
Voltage output swing from positive rail VO 10 mV IL = 0 mA, VS = 4 V to 36 V 10
Voltage output swing from positive rail VO 115 mV IL sourcing 1 mA, VS = 4 V to 36 V 10
Voltage output swing from negative rail VO 8 mV IL = 0 mA, VS = 4 V to 36 V 10
Voltage output swing from negative rail VO 70 mV IL sinking 1 mA, VS = 4 V to 36 V 10
Specified temperature range -40 125 °C 10
Operating temperature range -55 150 °C 10
Junction-to-ambient thermal resistance (D SOIC, 8 pins) RθJA 149.5 °C/W D (SOIC) package, 8 pins 8
Junction-to-case (top) thermal resistance (D SOIC, 8 pins) RθJC(top) 97.9 °C/W D (SOIC) package, 8 pins 8
Junction-to-board thermal resistance (D SOIC, 8 pins) RθJB 87.7 °C/W D (SOIC) package, 8 pins 8
Junction-to-top characterization parameter (D SOIC, 8 pins) ψJT 35.5 °C/W D (SOIC) package, 8 pins 8
Junction-to-board characterization parameter (D SOIC, 8 pins) ψJB 89.5 °C/W D (SOIC) package, 8 pins 8

CAD (KiCad official)

  • Symbol: OPA170AIDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: opa170aidr-etched.step / opa170aidr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); opa170aidr.step / opa170aidr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (64 pp, sha256 0a96eb14dd5b91f9, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF