main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs opa1692idr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 1mo ago
opa1692idr-etched.fit.json opa1692idr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
opa1692idr-etched.glb opa1692idr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
opa1692idr-etched.step opa1692idr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 5d ago
opa1692idr.glb Publish 0.1.0 · Ray 1mo ago
opa1692idr.kicad_mod Publish 0.1.0 · Ray 1mo ago
opa1692idr.kicad_sym Publish 0.1.0 · Ray 1mo ago
opa1692idr.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect and oval pad as a SQUARE EAGLE smd; this carries the real pad shape across (0 -> 8 rounded pads) and stops dropping geometry drawn on KiCad User.N layers. Attributes, connects, pads and the pin-1 marker are gated against decreasing and are unchanged. · Ray 1mo ago
opa1692idr.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.2.0 · Ray 1mo ago
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 1mo ago
page.json opa1692idr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1d ago
README.md opa1692idr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 19d ago

OPA1692IDR

Texas Instruments · Audio Power OpAmps · SOIC-8

OPA1692IDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT A output Output of channel A. Rail-to-rail output stage, ±50 mA short-circuit current, drives capacitive loads up to 200 pF.
2 -IN A input Inverting input, channel A. High-impedance input (differential resistance 350 kΩ, common-mode resistance 350 MΩ, ~1.5 pF differential capacitance).
3 +IN A input Noninverting input, channel A. Common-mode range (V-)+1.5 V to (V+)-0.5 V; input bias current typ 300 nA.
4 V- power_in Negative (lowest) power supply. Total supply range 3.5 V to 36 V single-supply, or ±1.75 V to ±18 V split-supply. Common to both channels.
5 +IN B input Noninverting input, channel B. Common-mode range (V-)+1.5 V to (V+)-0.5 V; input bias current typ 300 nA.
6 -IN B input Inverting input, channel B. High-impedance input (differential resistance 350 kΩ, ~1.5 pF differential capacitance).
7 OUT B output Output of channel B. Rail-to-rail output stage, ±50 mA short-circuit current, drives capacitive loads up to 200 pF.
8 V+ power_in Positive (highest) power supply. Total supply range 3.5 V to 36 V single-supply, or ±1.75 V to ±18 V split-supply. Quiescent current 650 µA per channel (1.3 mA typ for the dual).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Op-amp/Cmp
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • OPA1692IDRD
  • OPA1692IDR
  • OPA1692IDRIDT
  • OPA1692IDRDGK
  • OPA1692IDRIDGKR
  • OPA1692IDRIDGKT

CAD (KiCad official)

  • Symbol: OPA1692IDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: opa1692idr-etched.step / opa1692idr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); opa1692idr.step / opa1692idr.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
opa1692idr.step 122 KB You want the bare part, or you mark your own boards.
opa1692idr-etched.step 2.1 MB You want the part with OPA1692IDR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 516 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (45 pp, sha256 1eb56b4ec00f5a72, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF