main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 10d ago
viewers op07cdtr: viewers · Ray 10d ago
op07cdtr-etched.glb Publish 0.1.0 · Ray 10d ago
op07cdtr-etched.step op07cdtr: factory component page (tier=lcsc) · Ray 10d ago
op07cdtr-hero.glb op07cdtr: hero GLB from the etched model (keeps the MPN mark) · Ray 10d ago
op07cdtr-hero.overlay.json Publish 0.1.0 · Ray 10d ago
op07cdtr.glb Publish 0.1.0 · Ray 10d ago
op07cdtr.kicad_mod Publish 0.1.0 · Ray 10d ago
op07cdtr.kicad_sym Publish 0.1.0 · Ray 10d ago
op07cdtr.lbr Publish 0.1.0 · Ray 10d ago
op07cdtr.step Publish 0.1.0 · Ray 10d ago
package.json Publish 0.1.0 · Ray 10d ago
page.json Set visibility: public · Ray 10d ago
README.md Publish 0.1.0 · Ray 10d ago

OP07CDTR

XBLW · Operational Amplifier · SOP-8

OP07CDTR from XBLW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OFFSET N1 passive Offset null pin 1, used for input offset voltage trimming (optional null per the block diagram).
2 IN- input Inverting input of the operational amplifier.
3 IN+ input Non-inverting input of the operational amplifier.
4 V- power_in Negative supply pin; supply range is ±2.5V to ±22V.
5 NC unconnected No internal connection.
6 OUT output Amplifier output.
7 V+ power_in Positive supply pin; supply range is ±2.5V to ±22V.
8 OFFSET N2 passive Offset null pin 8, used for input offset voltage trimming (optional null per the block diagram).

Key specifications

Parameter Value
Manufacturer XBLW
Package SOP-8
Category Amplifiers/Comparators
Pins 8

CAD (KiCad official)

  • Symbol: OP07CDTR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: op07cdtr-etched.step / op07cdtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); op07cdtr.step / op07cdtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: XBLW datasheet (6 pp, sha256 e947c95827dbc7f2, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF