main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers ob2004azcpa-c: viewers · Ray 20d ago
ob2004azcpa-c-etched.glb Publish 0.1.0 · Ray 20d ago
ob2004azcpa-c-etched.step ob2004azcpa-c: factory component page (tier=lcsc) · Ray 20d ago
ob2004azcpa-c-hero.glb ob2004azcpa-c: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
ob2004azcpa-c-hero.overlay.json Publish 0.1.0 · Ray 20d ago
ob2004azcpa-c.glb Publish 0.1.0 · Ray 20d ago
ob2004azcpa-c.kicad_mod Publish 0.1.0 · Ray 20d ago
ob2004azcpa-c.kicad_sym Publish 0.1.0 · Ray 20d ago
ob2004azcpa-c.lbr Publish 0.1.0 · Ray 20d ago
ob2004azcpa-c.step Publish 0.1.0 · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago

OB2004AZCPA-C

OB On Bright Elec · AC-DC Controllers And Regulators · SOP-8

OB2004AZCPA-C from OB On Bright Elec, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference pin; the datasheet lists GND on pins 1 and 2 with no further electrical limits stated for this pin.
2 GND power_in Ground reference pin; the datasheet lists GND on pins 1 and 2 with no further electrical limits stated for this pin.
3 VDD power_in Power supply pin for the IC; recommended supply is 4.2V to 5V, absolute maximum is -0.6V to 8V, and the UVLO entry/exit thresholds are 3.0V (off) and 2.4V (on).
4 Vin power_in System output voltage detection pin; absolute maximum range is -0.6V to 24V, and SR is disabled when Vin is at about 1.9V to 2.3V.
5 Drain input SR MOSFET drain pin, connected to the secondary-side winding of the transformer; absolute maximum range is -2.5V to 60V.
6 Drain input SR MOSFET drain pin, connected to the secondary-side winding of the transformer; absolute maximum range is -2.5V to 60V.
7 Drain input SR MOSFET drain pin, connected to the secondary-side winding of the transformer; absolute maximum range is -2.5V to 60V.
8 Drain input SR MOSFET drain pin, connected to the secondary-side winding of the transformer; absolute maximum range is -2.5V to 60V.

Key specifications

Parameter Value
Manufacturer OB On Bright Elec
Package SOP-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VDD Supply Voltage (recommended operating range) VDD 4.2 5 V 2
Vin pin voltage (absolute maximum) Vin -0.6 24 V 2
VDD pin voltage (absolute maximum) VDD -0.6 8 V 2
Drain pin voltage (absolute maximum) Drain -2.5 60 V Note 2: -2.5V applies to minimum duty cycle during normal operation only 2
Operating Junction Temperature TJ -40 150 ℃ 2
Operating Ambient Temperature TA -20 85 ℃ 2
Storage Temperature Tstg -55 150 ℃ 2
Lead Temperature (Soldering) 260 ℃ Soldering, 10 secs 2
Package thermal resistance junction-to-ambient, SOP8 RJA 85 ℃/W 2
Operation current I_VDD_operation 1.2 1.6 mA Frequency@VDrain=65KHz, VDD=5V, 1nF Cap load at GATE. 5
Operation current I_VDD_operation 0.6 0.8 mA Frequency@VDrain=2KHz, VDD=5V, No load at GATE. 5
VDD regulation voltage (min) VDD_regulation_min 4.2 V Frequency@VDrain=50KHz, Duty=25%, High level @VDrain=20V Vin<4.5V 5
VDD regulation voltage (max) VDD_regulation_max 5 V Frequency@VDrain=50KHz, Duty=25%, High level @VDrain=20V Vin>5.5V 5
VDD Under Voltage Lockout Entry UVLO(OFF) 3 V 5
VDD Under Voltage Lockout Exit (Recovery) UVLO(ON) 2.4 V 5
SR MOSFET turn on threshold voltage detection at VDrain Vth_SR_act -150 -200 -250 mV 5
Adjustable SR MOSFET turn off threshold voltage detection at VDrain Vth_SR_deact -1 mV 5
SR MOSFET fast path turn-on propagation delay Tdelay_on 70 ns 5
SR MOSFET slow path turn-on propagation delay Tdelay_on 200 ns 5
SR MOSFET turn-off propagation delay Tdelay_off 75 ns 5
Voltage level at Vin when SR is disable Vin_sr_disable 1.9 2.1 2.3 V 5
Prediction ratio (no sub-harmonic condition) Rpre 63 66 69 % No sub-harmonic condition 5
Prediction ratio (with sub-harmonic condition) Rpre 12 15 18 % With sub-harmonic condition 5
Maximum SR turn-on time Tsr_on_max 35 40 45 us 5
Maximum SR turn-off dead time Tdt_off_max 0.8 us 5

CAD (KiCad official)

  • Symbol: OB2004AZCPA-C
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ob2004azcpa-c-etched.step / ob2004azcpa-c-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ob2004azcpa-c.step / ob2004azcpa-c.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: OB On Bright Elec datasheet (10 pp, sha256 829fb8395bba193a, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF