component

NUP4201DR2G

Public Made by Adom

by adom

TECH PUBLIC ESD And Surge Protection (TVS/ESD), SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentcircuit protectionnup4201dr2gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers nup4201dr2g: viewers · Ray 5d ago
nup4201dr2g-etched.glb Publish 0.1.0 · Ray 5d ago
nup4201dr2g-etched.step nup4201dr2g: factory component page (tier=lcsc) · Ray 5d ago
nup4201dr2g-hero.glb nup4201dr2g: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
nup4201dr2g-hero.overlay.json Publish 0.1.0 · Ray 5d ago
nup4201dr2g.glb Publish 0.1.0 · Ray 5d ago
nup4201dr2g.kicad_mod Publish 0.1.0 · Ray 5d ago
nup4201dr2g.kicad_sym Publish 0.1.0 · Ray 5d ago
nup4201dr2g.lbr Publish 0.1.0 · Ray 5d ago
nup4201dr2g.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago

NUP4201DR2G

TECH PUBLIC · ESD And Surge Protection (TVS/ESD) · SOP-8

NUP4201DR2G from TECH PUBLIC, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O 1 passive TVS-protected I/O line 1, steered to REF pins by the diode array; 20pF max capacitance to ground, 5V working voltage.
2 REF 1 passive Reference pin 1, internally tied to pin 3 (REF 1) as the positive reference of the steering diodes.
3 REF 1 passive Reference pin 1, internally tied to pin 2 (REF 1) as the positive reference of the steering diodes.
4 I/O 2 passive TVS-protected I/O line 2, steered to REF pins by the diode array; 20pF max capacitance to ground, 5V working voltage.
5 REF 2 passive Reference pin 2 (ground side of the TVS), tied internally to pin 8 (REF 2).
6 I/O 3 passive TVS-protected I/O line 3, steered to REF pins by the diode array; 20pF max capacitance to ground, 5V working voltage.
7 I/O 4 passive TVS-protected I/O line 4, steered to REF pins by the diode array; 20pF max capacitance to ground, 5V working voltage.
8 REF 2 passive Reference pin 2 (ground side of the TVS), tied internally to pin 5 (REF 2).

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOP-8
Category Circuit Protection
Pins 8

CAD (KiCad official)

  • Symbol: NUP4201DR2G
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: nup4201dr2g-etched.step / nup4201dr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); nup4201dr2g.step / nup4201dr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (4 pp, sha256 7fbfda6a3d2f2981, retrieved 2026-11-05, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF