component

NUP4114UPXV6T1G

Public Made by Adom

by adom

onsemi ESD And Surge Protection (TVS/ESD), SOT-563. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentcircuit protectionnup4114upxv6t1gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
nup4114upxv6t1g / README.md
History Download
Ray Publish 0.1.0 e6f5588 21d ago

NUP4114UPXV6T1G

onsemi · ESD And Surge Protection (TVS/ESD) · SOT-563

NUP4114UPXV6T1G from onsemi, in a SOT-563. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 I/O 1 passive Data line protected by the steering diodes, which clamp transients to the VCC rail or to ground; the array protects up to four data lines.
2 GND power_in Negative reference that must be connected directly to ground using a ground plane to minimize PCB ground inductance.
3 I/O 2 passive Data line protected by the steering diodes, which clamp transients to the VCC rail or to ground; the array protects up to four data lines.
4 I/O 3 passive Data line protected by the steering diodes, which clamp transients to the VCC rail or to ground; the array protects up to four data lines.
5 VCC power_in Optional positive reference: connect directly to VCC (Option 1), or through a recommended 10 kΩ series resistor (Option 2), or leave unconnected (NC) when the internal ESD diode is used as the reference (Option 3).
6 I/O 4 passive Data line protected by the steering diodes, which clamp transients to the VCC rail or to ground; the array protects up to four data lines.

Key specifications

Parameter Value
Manufacturer onsemi
Package SOT-563
Category Circuit Protection
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Junction Temperature Range TJ -40 125 °C 1
Storage Temperature Range Tstg -55 150 °C 1
Lead Solder Temperature Maximum TL 260 °C Maximum (10 Seconds) 1
ESD withstand, IEC 61000-4-2 Contact ESD -8 8 kV IEC 61000-4-2 Contact 1
ESD withstand, IEC 61000-4-2 Air ESD -15 15 kV IEC 61000-4-2 Air 1
ESD withstand, ISO 10605 330 pF / 330 Ω Contact ESD -10 10 kV ISO 10605 330 pF / 330 Ω Contact 1
ESD withstand, ISO 10605 330 pF / 2 kΩ Contact ESD -21 21 kV ISO 10605 330 pF / 2 kΩ Contact 1
ESD withstand, ISO 10605 150 pF / 2 kΩ Contact ESD -30 30 kV ISO 10605 150 pF / 2 kΩ Contact 1
Reverse Working Voltage VRWM 5.5 V 2
Breakdown Voltage VBR 5.5 6.5 V IT = 1 mA, (Note 1) 2
Reverse Leakage Current IR 1 A VRWM = 5.5 V 2
Clamping Voltage VC 8.3 10 V IPP = 1 A (Note 2) 2
Clamping Voltage VC 8.5 9 V IPP = 5 A (Note 3) 2
Clamping Voltage VC 9.2 10 V IPP = 8 A (Note 3) 2
Maximum Peak Pulse Current, 8/20 µs Waveform IPP 12 A 8/20 µs Waveform (Note 3) 2
Junction Capacitance CJ 0.6 pF VR = 0 V, f = 1 MHz between I/O Pins and GND 2
Junction Capacitance CJ 0.3 pF VR = 0 V, f = 1 MHz between I/O Pins 2

CAD (KiCad official)

  • Symbol: NUP4114UPXV6T1G
  • Footprint: Package_TO_SOT_SMD:SOT-563
  • 3D model: SOT-563 (KiCad packages3D, STEP)
  • 3D model files: nup4114upxv6t1g-etched.step / nup4114upxv6t1g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); nup4114upxv6t1g.step / nup4114upxv6t1g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (9 pp, sha256 e6e145d4152f2942, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF